112 Commits

This Branch

This Branch

All Branches

Author	SHA1	Message	Date
Xianjun Jiao	539133f453	make the code more testbench friendly	2020-09-02 21:59:37 +02:00
Xianjun Jiao	2b3a043e8c	turn on soft_decoding in dot11_tb.v	2020-09-02 17:15:11 +02:00
Xianjun Jiao	6d60fceed2	fix the project_name and script_file in openofdm_rx_ultra_scale.tcl	2020-09-02 17:05:18 +02:00
Xianjun Jiao	bf043af712	change the latency of divider from automatic 60 clocks to the original 36 clock	2020-09-02 16:49:59 +02:00
mmehari	b86951097c	802.11n rx performance fix when used different clock rates (i.e. 100MHz vs 200MHz)	2020-08-30 15:23:07 +02:00
Xianjun Jiao	d7f5806790	fix the atan_addr overflow issue (phase.v)	2020-08-29 14:48:38 +02:00
mmehari	8c59d3a8dd	channel estimation update: frequency domain averaging	2020-08-29 11:41:32 +02:00
mmehari	77e201cfa8	course CFO bug fix	2020-08-29 11:38:06 +02:00
Xianjun Jiao	702b0c084f	fix the simulation input file format of dot11_tb.v	2020-06-17 16:06:49 +02:00
Xianjun Jiao	6a0073ee58	remove debug	2020-06-12 10:24:59 +02:00
Xianjun Jiao	abbe9ecde9	extend support to zcu102/Zynq MPSoC ultra_scale	2020-04-27 15:46:16 +02:00
Jiao Xianjun	03b2591cef	revert to original index ... according to test: https://github.com/open-sdr/openwifi-hw/issues/8	2020-04-17 17:10:23 +02:00
Xianjun Jiao	60677384b9	change the long preamble correlator first 4 sample indexes from 1 2 3 4 to 0 1 2 3	2020-03-28 21:18:33 +01:00
mmehari	66aef6310f	xjiao update: add soft decoding register switch	2019-12-10 13:48:38 +01:00
mmehari	1f8bb83587	soft decoding support for BPSK, QPSK, 16-QAM and 64-QAM	2019-12-10 13:45:43 +01:00
Xianjun Jiao	2643844f2f	necessary bug fixes and improvements for openwifi	2019-12-10 13:31:16 +01:00
weiliu	10ff8da3d7	port dot11 to zynq	2019-12-10 14:09:31 +01:00
Jinghao Shi	2f0e0ba953	faq	2017-12-09 19:05:26 -05:00
Jinghao Shi	549a7de059	readme	2017-04-26 14:49:53 -04:00
Jinghao Shi	31d35e91e8	license	2017-04-26 14:47:59 -04:00
Jinghao Shi	ae5246395b	doc url	2017-04-26 14:36:17 -04:00
Jinghao Shi	126c1037f5	readme	2017-04-25 15:24:48 -04:00
Jinghao Shi	cceefb6c77	usrp	2017-04-25 15:19:32 -04:00
Jinghao Shi	39b6115360	docs	2017-04-21 13:42:20 -04:00
Jinghao Shi	079744bec1	fix dot11 port pinout	2017-04-21 13:42:09 -04:00
Jinghao Shi	b7361b2feb	fix port pinout	2017-04-21 13:41:49 -04:00
Jinghao Shi	c0ad55abb6	remve unused variable in descramble.v	2017-04-21 13:41:28 -04:00
Jinghao Shi	436aa53ea1	rewrite test.py	2017-04-21 13:41:03 -04:00
Jinghao Shi	2315d0fc74	fix window size	2017-04-21 13:40:46 -04:00
Jinghao Shi	cc5effe283	ht-sig	2017-04-17 15:55:36 -04:00
Jinghao Shi	25c5d67904	descrabmle	2017-04-17 12:53:44 -04:00
Jinghao Shi	556794ae2e	add coregen files	2017-04-14 16:29:33 -04:00
Jinghao Shi	a827623ab5	doc	2017-04-14 16:29:19 -04:00
Jinghao Shi	e5d4dc7cfc	enlarge num_sample	2017-04-14 11:01:18 -04:00
Jinghao Shi	bcee4f66a1	fix packet detection	2017-04-14 11:01:05 -04:00
Jinghao Shi	701cbb70c9	variable name	2017-04-14 11:00:46 -04:00
Jinghao Shi	0b0723899a	rotate	2017-04-14 11:00:33 -04:00
Jinghao Shi	47577f7099	fix comment	2017-04-14 11:00:12 -04:00
Jinghao Shi	191b197d5e	fix polarity pattern	2017-04-14 11:00:01 -04:00
Jinghao Shi	4f313f3ef9	doc	2017-04-14 10:59:40 -04:00
Jinghao Shi	4e3c57c5f3	working on eq	2017-04-12 15:49:17 -04:00
Jinghao Shi	297162af13	working	2017-04-07 16:51:06 -04:00
Jinghao Shi	c4c81b2766	fix lts index	2017-04-07 16:50:16 -04:00
Jinghao Shi	20279b42a4	fix long preamble sample beginning index	2017-04-07 16:49:41 -04:00
Jinghao Shi	652c8c1bb7	working on sync_long	2017-04-07 16:48:34 -04:00
Jinghao Shi	df46bc5309	phase lut	2017-04-07 11:37:11 -04:00
Jinghao Shi	779b3651a4	remove unused verilog files	2017-04-07 11:36:51 -04:00
Jinghao Shi	8375779a03	refactor name	2017-04-07 11:36:41 -04:00
Jinghao Shi	4dd053ebf8	use delayT	2017-04-07 11:36:21 -04:00
Jinghao Shi	28c57fc17f	doc	2017-04-05 16:06:23 -04:00