mmehari
|
b40c221e67
|
Advance phase correction value by guard interval size
|
2022-01-04 22:25:38 +01:00 |
|
mmehari
|
85b1adbec7
|
bug fix: increase phase calculation delay by 1 CLK
|
2022-01-04 22:22:00 +01:00 |
|
mmehari
|
e257d3373b
|
storage update: A-MPDU decoding
|
2022-01-04 22:20:44 +01:00 |
|
mmehari
|
af855d8c10
|
Save channel gain information of HT-LTF
|
2022-01-04 22:19:40 +01:00 |
|
mmehari
|
48aade0190
|
provide demod_soft_bits and demod_soft_bits_pos signals out
|
2022-01-04 22:18:23 +01:00 |
|
mmehari
|
84039d7368
|
Don't catagorize IQ modulation as Q-BPSK or BPSK when I and Q components have the same magnitude
|
2022-01-04 22:17:12 +01:00 |
|
mmehari
|
d2d5494f57
|
LTF cross-correlation window update: 16->32 complex samples
|
2022-01-04 22:16:18 +01:00 |
|
mmehari
|
36c738fe98
|
phase estimation update: quadrant quantization from 256 slices -> 512 slices
|
2022-01-04 22:15:16 +01:00 |
|
mmehari
|
53679a107f
|
integer division rounding fix during phase offset calculation
|
2022-01-04 22:12:45 +01:00 |
|
mmehari
|
82d2d456e5
|
keep significant bits while performing division during phase calculation
|
2022-01-04 22:11:50 +01:00 |
|
mmehari
|
d9649eb614
|
phase register size reduction: 32bit -> 16bit
|
2022-01-04 22:10:36 +01:00 |
|
mmehari
|
f3e95eaa92
|
long preamble detection method update: cross-correlation inter-peak gap distance -> 1st peak detection
|
2022-01-04 22:07:54 +01:00 |
|
mmehari
|
aaa8ef3ce5
|
HT/non_HT detection requires at most 9 clocks
|
2022-01-04 22:05:38 +01:00 |
|
mmehari
|
8bc2d7f0a4
|
channel smoothing update based on HT-SIG field
|
2022-01-04 22:03:03 +01:00 |
|
mmehari
|
171ef8b27a
|
A-MPDU decoding support
|
2022-01-04 22:01:58 +01:00 |
|
mmehari
|
1a9246fd24
|
Provide ht_aggregation signal out
|
2022-01-04 22:00:55 +01:00 |
|
mmehari
|
f83d179cbe
|
Provide ht_sgi signal out
|
2020-11-06 13:20:15 +01:00 |
|
Xianjun Jiao
|
d331e66a31
|
add necessary port as trigger for iq capture feature in openwifi
|
2020-10-19 09:22:54 +02:00 |
|
Xianjun Jiao
|
8714c30857
|
output information for openwifi side channel feature: capture timestamp, frequency offset, channel state information and equalizer constellation to Linux
|
2020-10-08 10:06:03 +02:00 |
|
Xianjun Jiao
|
539133f453
|
make the code more testbench friendly
|
2020-09-02 21:59:37 +02:00 |
|
Xianjun Jiao
|
2b3a043e8c
|
turn on soft_decoding in dot11_tb.v
|
2020-09-02 17:15:11 +02:00 |
|
Xianjun Jiao
|
6d60fceed2
|
fix the project_name and script_file in openofdm_rx_ultra_scale.tcl
|
2020-09-02 17:05:18 +02:00 |
|
Xianjun Jiao
|
bf043af712
|
change the latency of divider from automatic 60 clocks to the original 36 clock
|
2020-09-02 16:49:59 +02:00 |
|
mmehari
|
b86951097c
|
802.11n rx performance fix when used different clock rates (i.e. 100MHz vs 200MHz)
|
2020-08-30 15:23:07 +02:00 |
|
Xianjun Jiao
|
d7f5806790
|
fix the atan_addr overflow issue (phase.v)
|
2020-08-29 14:48:38 +02:00 |
|
mmehari
|
8c59d3a8dd
|
channel estimation update: frequency domain averaging
|
2020-08-29 11:41:32 +02:00 |
|
mmehari
|
77e201cfa8
|
course CFO bug fix
|
2020-08-29 11:38:06 +02:00 |
|
Xianjun Jiao
|
702b0c084f
|
fix the simulation input file format of dot11_tb.v
|
2020-06-17 16:06:49 +02:00 |
|
Xianjun Jiao
|
6a0073ee58
|
remove debug
|
2020-06-12 10:24:59 +02:00 |
|
Xianjun Jiao
|
abbe9ecde9
|
extend support to zcu102/Zynq MPSoC ultra_scale
|
2020-04-27 15:46:16 +02:00 |
|
Jiao Xianjun
|
03b2591cef
|
revert to original index
according to test: https://github.com/open-sdr/openwifi-hw/issues/8
|
2020-04-17 17:10:23 +02:00 |
|
Xianjun Jiao
|
60677384b9
|
change the long preamble correlator first 4 sample indexes from 1 2 3 4 to 0 1 2 3
|
2020-03-28 21:18:33 +01:00 |
|
mmehari
|
66aef6310f
|
xjiao update: add soft decoding register switch
|
2019-12-10 13:48:38 +01:00 |
|
mmehari
|
1f8bb83587
|
soft decoding support for BPSK, QPSK, 16-QAM and 64-QAM
|
2019-12-10 13:45:43 +01:00 |
|
Xianjun Jiao
|
2643844f2f
|
necessary bug fixes and improvements for openwifi
|
2019-12-10 13:31:16 +01:00 |
|
weiliu
|
10ff8da3d7
|
port dot11 to zynq
|
2019-12-10 14:09:31 +01:00 |
|
Jinghao Shi
|
2f0e0ba953
|
faq
|
2017-12-09 19:05:26 -05:00 |
|
Jinghao Shi
|
549a7de059
|
readme
|
2017-04-26 14:49:53 -04:00 |
|
Jinghao Shi
|
31d35e91e8
|
license
|
2017-04-26 14:47:59 -04:00 |
|
Jinghao Shi
|
ae5246395b
|
doc url
|
2017-04-26 14:36:17 -04:00 |
|
Jinghao Shi
|
126c1037f5
|
readme
|
2017-04-25 15:24:48 -04:00 |
|
Jinghao Shi
|
cceefb6c77
|
usrp
|
2017-04-25 15:19:32 -04:00 |
|
Jinghao Shi
|
39b6115360
|
docs
|
2017-04-21 13:42:20 -04:00 |
|
Jinghao Shi
|
079744bec1
|
fix dot11 port pinout
|
2017-04-21 13:42:09 -04:00 |
|
Jinghao Shi
|
b7361b2feb
|
fix port pinout
|
2017-04-21 13:41:49 -04:00 |
|
Jinghao Shi
|
c0ad55abb6
|
remve unused variable in descramble.v
|
2017-04-21 13:41:28 -04:00 |
|
Jinghao Shi
|
436aa53ea1
|
rewrite test.py
|
2017-04-21 13:41:03 -04:00 |
|
Jinghao Shi
|
2315d0fc74
|
fix window size
|
2017-04-21 13:40:46 -04:00 |
|
Jinghao Shi
|
cc5effe283
|
ht-sig
|
2017-04-17 15:55:36 -04:00 |
|
Jinghao Shi
|
25c5d67904
|
descrabmle
|
2017-04-17 12:53:44 -04:00 |
|