openwrt

mirror of https://github.com/openwrt/openwrt.git synced 2025-01-26 14:19:43 +00:00

History

Martin Blumenstingl 2683cca592 lantiq: dts: vr9: Add missing properties to the CPU port on the switch

The CPU port should define the phy-mode and and a PHY phandle or
fixed-link to indicate how the CPU port is connected to the SoC's
Ethernet controller. On xRX200 this is all internal connection, so use
phy-mode = "internal" along with a fixed-link that matches the
definition inside &eth0.

Linux 6.0 shows a warning since upstream commit e09e9873152e3f ("net:
dsa: make phylink-related OF properties mandatory on DSA and CPU
ports"). when these properties are missing. Adding the properties
before OpenWrt is updated to Linux 6.0 is harmless.

Suggested-by: Martin Schiller <ms@dev.tdt.de>
Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>

2022-10-10 21:51:05 +02:00

ase

lantiq: drop kernel 5.4 support

2021-11-27 21:45:04 +01:00

base-files

lantiq: xrx200: switch the subtarget to the mainline DSA driver

2021-06-26 16:05:36 +02:00

falcon

lantiq: drop kernel 5.4 support

2021-11-27 21:45:04 +01:00

files

lantiq: dts: vr9: Add missing properties to the CPU port on the switch