mirror of
https://github.com/jhshi/openofdm.git
synced 2025-01-08 14:03:46 +00:00
69 lines
3.5 KiB
VHDL
69 lines
3.5 KiB
VHDL
--------------------------------------------------------------------------------
|
|
-- This file is owned and controlled by Xilinx and must be used --
|
|
-- solely for design, simulation, implementation and creation of --
|
|
-- design files limited to Xilinx devices or technologies. Use --
|
|
-- with non-Xilinx devices or technologies is expressly prohibited --
|
|
-- and immediately terminates your license. --
|
|
-- --
|
|
-- XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" --
|
|
-- SOLELY FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR --
|
|
-- XILINX DEVICES. BY PROVIDING THIS DESIGN, CODE, OR INFORMATION --
|
|
-- AS ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE, APPLICATION --
|
|
-- OR STANDARD, XILINX IS MAKING NO REPRESENTATION THAT THIS --
|
|
-- IMPLEMENTATION IS FREE FROM ANY CLAIMS OF INFRINGEMENT, --
|
|
-- AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE --
|
|
-- FOR YOUR IMPLEMENTATION. XILINX EXPRESSLY DISCLAIMS ANY --
|
|
-- WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE --
|
|
-- IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR --
|
|
-- REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF --
|
|
-- INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS --
|
|
-- FOR A PARTICULAR PURPOSE. --
|
|
-- --
|
|
-- Xilinx products are not intended for use in life support --
|
|
-- appliances, devices, or systems. Use in such applications are --
|
|
-- expressly prohibited. --
|
|
-- --
|
|
-- (c) Copyright 1995-2009 Xilinx, Inc. --
|
|
-- All rights reserved. --
|
|
--------------------------------------------------------------------------------
|
|
-- The following code must appear in the VHDL architecture header:
|
|
|
|
------------- Begin Cut here for COMPONENT Declaration ------ COMP_TAG
|
|
component complex_multiplier
|
|
port (
|
|
ar: IN std_logic_VECTOR(15 downto 0);
|
|
ai: IN std_logic_VECTOR(15 downto 0);
|
|
br: IN std_logic_VECTOR(15 downto 0);
|
|
bi: IN std_logic_VECTOR(15 downto 0);
|
|
clk: IN std_logic;
|
|
pr: OUT std_logic_VECTOR(31 downto 0);
|
|
pi: OUT std_logic_VECTOR(31 downto 0));
|
|
end component;
|
|
|
|
-- Synplicity black box declaration
|
|
attribute syn_black_box : boolean;
|
|
attribute syn_black_box of complex_multiplier: component is true;
|
|
|
|
-- COMP_TAG_END ------ End COMPONENT Declaration ------------
|
|
|
|
-- The following code must appear in the VHDL architecture
|
|
-- body. Substitute your own instance name and net names.
|
|
|
|
------------- Begin Cut here for INSTANTIATION Template ----- INST_TAG
|
|
your_instance_name : complex_multiplier
|
|
port map (
|
|
ar => ar,
|
|
ai => ai,
|
|
br => br,
|
|
bi => bi,
|
|
clk => clk,
|
|
pr => pr,
|
|
pi => pi);
|
|
-- INST_TAG_END ------ End INSTANTIATION Template ------------
|
|
|
|
-- You must compile the wrapper file complex_multiplier.vhd when simulating
|
|
-- the core, complex_multiplier. When compiling the wrapper file, be sure to
|
|
-- reference the XilinxCoreLib VHDL simulation library. For detailed
|
|
-- instructions, please refer to the "CORE Generator Help".
|
|
|