Furong Xu
335c1e7cfd
mediatek: enable sel_clk for spi-mt65xx
...
Without explicitly enabling sel_clk, clk_disable_unused() will disable
it when boot is done, causing CPU hang on SPI1 register access on MT7986.
Explicitly enable sel_clk to make SPI1 functional.
Signed-off-by: Furong Xu <xfr@outlook.com>
Signed-off-by: Chuanhong Guo <gch981213@gmail.com>
2022-12-16 21:42:02 +08:00
..
2022-04-30 16:00:15 +01:00
2022-05-09 20:49:50 +01:00
2022-04-19 17:07:23 +01:00
2022-04-28 18:06:00 +08:00
2022-04-30 16:00:15 +01:00
2022-04-30 16:00:15 +01:00
2022-04-30 16:00:15 +01:00
2022-04-30 16:00:15 +01:00
2022-04-30 16:00:15 +01:00
2022-05-09 20:49:50 +01:00
2022-04-30 16:00:15 +01:00
2022-09-07 04:21:41 +01:00
2022-09-07 04:21:41 +01:00
2022-09-09 21:08:37 +01:00
2022-09-09 21:08:37 +01:00
2022-09-09 21:08:37 +01:00
2022-09-09 21:08:37 +01:00
2022-04-30 16:00:15 +01:00
2022-04-28 18:06:00 +08:00
2022-04-28 18:06:00 +08:00
2022-04-28 18:06:00 +08:00
2022-08-28 20:33:15 +01:00
2022-04-30 16:00:10 +01:00
2022-11-05 14:07:46 +00:00
2022-11-05 14:07:46 +00:00
2022-10-14 14:44:37 +02:00
2022-10-30 17:54:59 +01:00
2022-11-05 14:07:46 +00:00
2022-11-05 14:07:46 +00:00
2022-11-05 14:07:46 +00:00
2022-12-14 23:34:50 +01:00
2022-08-28 20:33:15 +01:00
2022-09-07 04:21:41 +01:00
2022-04-28 18:06:00 +08:00
2022-09-05 11:46:47 +02:00
2022-08-28 20:33:15 +01:00
2022-11-27 13:18:29 +01:00
2022-06-06 19:20:28 +02:00
2022-11-05 14:07:46 +00:00
2022-05-09 20:49:50 +01:00
2022-11-05 14:07:46 +00:00
2022-11-21 11:47:36 +01:00
2022-06-27 00:57:16 +02:00
2022-07-19 14:26:30 +02:00
2022-10-19 20:05:01 +01:00
2022-10-30 17:54:59 +01:00
2022-10-30 17:54:59 +01:00
2022-10-07 16:45:10 +01:00
2022-10-09 16:41:16 +01:00
2022-10-31 22:37:05 +00:00
2022-04-30 16:00:15 +01:00
2022-09-17 14:16:37 +02:00
2022-04-30 16:00:15 +01:00
2022-11-05 14:07:46 +00:00
2022-11-05 14:07:46 +00:00
2022-11-05 14:07:46 +00:00
2022-12-16 21:42:02 +08:00