mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-23 07:22:33 +00:00
6972e498d3
The function mt7620_mdio_mode is only called once and both the function and mdio_mode block have been named incorrectly, leading to confusion and useless commits. These lines in the mdio_mode block of mt7620_hw_init are only intended for boards with an external mt7530 switch. (see commit194ca6127e
) Therefore, move lines from mdio_mode to the place in soc_mt7620.c where the type of mt7530 switch is identified, and move lines from mt7620_mdio_mode to a main function. mt7620_mdio_mode was called from mt7620_gsw_init where the priv struct is available, so the lines must stay in mt7620_gsw_init function. In order to keep things as simple as possible, keep the DTS property related function calls together, by moving them from mt7620_gsw_probe to init. Remove the now useless DTS properties and extra phy nodes. Fixes:5a6229a93d
("ramips: remove superfluous & confusing DT binding") Fixes:b85fe43ec8
("ramips: mt7620: add force use of mdio-mode") Signed-off-by: Michael Pratt <mcpratt@pm.me>
221 lines
3.5 KiB
Plaintext
221 lines
3.5 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
|
|
#include "mt7620a.dtsi"
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/input/input.h>
|
|
#include <dt-bindings/mtd/partitions/uimage.h>
|
|
|
|
/ {
|
|
compatible = "ralink,mt7620a-soc";
|
|
|
|
aliases {
|
|
led-boot = &led_power;
|
|
led-failsafe = &led_power;
|
|
led-running = &led_power;
|
|
led-upgrade = &led_power;
|
|
};
|
|
|
|
keys {
|
|
compatible = "gpio-keys";
|
|
|
|
reset_wps {
|
|
label = "reset_wps";
|
|
gpios = <&gpio2 20 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_RESTART>;
|
|
};
|
|
|
|
switch_high {
|
|
label = "switch high";
|
|
gpios = <&gpio2 22 GPIO_ACTIVE_LOW>;
|
|
linux,code = <BTN_0>;
|
|
linux,input-type = <EV_SW>;
|
|
};
|
|
|
|
switch_off {
|
|
label = "switch off";
|
|
gpios = <&gpio2 23 GPIO_ACTIVE_LOW>;
|
|
linux,code = <BTN_1>;
|
|
linux,input-type = <EV_SW>;
|
|
};
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
|
|
led_power: power {
|
|
label = "green:power";
|
|
gpios = <&gpio2 27 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
lan {
|
|
label = "green:lan";
|
|
gpios = <&gpio2 26 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
wlan2g {
|
|
label = "blue:wlan2g";
|
|
gpios = <&gpio2 30 GPIO_ACTIVE_LOW>;
|
|
linux,default-trigger = "phy1radio";
|
|
};
|
|
|
|
wlan5g {
|
|
label = "blue:wlan5g";
|
|
gpios = <&gpio2 31 GPIO_ACTIVE_LOW>;
|
|
linux,default-trigger = "phy0radio";
|
|
};
|
|
|
|
wps {
|
|
label = "green:wps";
|
|
gpios = <&gpio2 28 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
crossband {
|
|
label = "green:crossband";
|
|
gpios = <&gpio2 29 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&gpio1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&gpio2 {
|
|
status = "okay";
|
|
};
|
|
|
|
&spi0 {
|
|
status = "okay";
|
|
|
|
flash@0 {
|
|
compatible = "jedec,spi-nor";
|
|
reg = <0>;
|
|
spi-max-frequency = <10000000>;
|
|
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
partition@0 {
|
|
label = "u-boot";
|
|
reg = <0x0 0x30000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@30000 {
|
|
label = "u-boot-env";
|
|
reg = <0x30000 0x10000>;
|
|
read-only;
|
|
};
|
|
|
|
factory: partition@40000 {
|
|
label = "factory";
|
|
reg = <0x40000 0x10000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@50000 {
|
|
label = "cimage";
|
|
reg = <0x50000 0x20000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@70000 {
|
|
compatible = "openwrt,uimage", "denx,uimage";
|
|
openwrt,offset = <FW_EDIMAX_OFFSET>;
|
|
openwrt,partition-magic = <FW_MAGIC_EDIMAX>;
|
|
label = "firmware";
|
|
reg = <0x00070000 0x00790000>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&state_default {
|
|
gpio {
|
|
groups = "i2c", "uartf", "nd_sd", "rgmii2";
|
|
function = "gpio";
|
|
};
|
|
};
|
|
|
|
&pinctrl {
|
|
phy_reset_pins: phy-reset {
|
|
gpio {
|
|
groups = "spi refclk";
|
|
function = "gpio";
|
|
};
|
|
};
|
|
};
|
|
|
|
ðernet {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&rgmii1_pins &mdio_pins &phy_reset_pins>;
|
|
|
|
mtd-mac-address = <&factory 0x4>;
|
|
|
|
phy-reset-gpios = <&gpio1 15 GPIO_ACTIVE_LOW>;
|
|
phy-reset-duration = <30>;
|
|
|
|
port@5 {
|
|
status = "okay";
|
|
mediatek,fixed-link = <1000 1 1 1>;
|
|
phy-mode = "rgmii";
|
|
};
|
|
|
|
mdio-bus {
|
|
status = "okay";
|
|
|
|
phy0: ethernet-phy@0 {
|
|
status = "disabled";
|
|
reg = <0>;
|
|
phy-mode = "rgmii";
|
|
};
|
|
|
|
phy1: ethernet-phy@1 {
|
|
status = "disabled";
|
|
reg = <1>;
|
|
phy-mode = "rgmii";
|
|
};
|
|
|
|
phy2: ethernet-phy@2 {
|
|
status = "disabled";
|
|
reg = <2>;
|
|
phy-mode = "rgmii";
|
|
};
|
|
|
|
phy3: ethernet-phy@3 {
|
|
status = "disabled";
|
|
reg = <3>;
|
|
phy-mode = "rgmii";
|
|
};
|
|
|
|
phy4: ethernet-phy@4 {
|
|
status = "disabled";
|
|
reg = <4>;
|
|
phy-mode = "rgmii";
|
|
};
|
|
};
|
|
};
|
|
|
|
&gsw {
|
|
mediatek,ephy-base = /bits/ 8 <8>;
|
|
};
|
|
|
|
&wmac {
|
|
ralink,mtd-eeprom = <&factory 0x0>;
|
|
};
|
|
|
|
&pcie {
|
|
status = "okay";
|
|
};
|
|
|
|
&pcie0 {
|
|
wifi@0,0 {
|
|
reg = <0x0000 0 0 0 0>;
|
|
mediatek,mtd-eeprom = <&factory 0x8000>;
|
|
mediatek,2ghz = <0>;
|
|
};
|
|
};
|