Martin Blumenstingl 2683cca592 lantiq: dts: vr9: Add missing properties to the CPU port on the switch
The CPU port should define the phy-mode and and a PHY phandle or
fixed-link to indicate how the CPU port is connected to the SoC's
Ethernet controller. On xRX200 this is all internal connection, so use
phy-mode = "internal" along with a fixed-link that matches the
definition inside &eth0.

Linux 6.0 shows a warning since upstream commit e09e9873152e3f ("net:
dsa: make phylink-related OF properties mandatory on DSA and CPU
ports"). when these properties are missing. Adding the properties
before OpenWrt is updated to Linux 6.0 is harmless.

Suggested-by: Martin Schiller <ms@dev.tdt.de>
Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
2022-10-10 21:51:05 +02:00
..
2022-09-17 14:16:37 +02:00
2022-09-14 16:45:06 +02:00
2022-09-17 14:16:37 +02:00
2022-08-23 10:37:04 +02:00
2022-10-09 22:26:16 +02:00
2022-10-09 22:26:16 +02:00
2022-10-09 22:26:16 +02:00
2022-08-23 10:37:04 +02:00
2022-09-09 21:08:37 +01:00
2022-10-09 22:26:16 +02:00
2022-10-09 22:18:24 +02:00
2022-09-14 16:45:06 +02:00
2022-10-02 20:21:55 +02:00
2022-08-25 20:23:59 +02:00
2022-10-09 22:26:16 +02:00
2022-10-09 22:18:24 +02:00
2022-10-05 14:36:00 +03:00
2022-10-09 22:50:57 +02:00
2022-10-02 23:07:50 +02:00
2022-08-23 10:37:04 +02:00
2022-10-02 20:21:55 +02:00