Sven Eckelmann b1d57dadb2 ar71xx: disable 40Mhz refclk for QCA953x
The "QCA9531 v2.0 802.11n 2x2 2.4 GHz Premium SOC for WLAN Platforms"
datasheet (80-Y7991-1 Rev. C - October 2014) doesn't specify support for a
40 Mhz reference clock. The register description for "Bootstrap Options"
(page 31) defines following states for the bit 4 (REF_CLK):

* 0 - CLK25 (default)
* 1 - (reserved)

Devices like the TP-Link CPE210 v2 has this bit set to 1 but is using a 25
Mhz reference clock. OpenWrt is still interpreted this bit as 40 Mhz and
then break the bootup of the system due to this incorrect interpretation.

Signed-off-by: Sven Eckelmann <sven@narfation.org>
[refreshed patches]
Signed-off-by: Piotr Dymacz <pepe2k@gmail.com>
2018-02-22 18:53:22 +01:00
..
2018-02-18 02:59:57 +01:00
2017-10-28 13:59:03 +02:00
2018-02-18 02:59:48 +01:00
2018-02-22 13:12:06 +01:00
2018-02-22 12:46:49 +01:00
2018-02-18 02:59:57 +01:00
2018-01-20 20:22:01 +01:00
2018-02-18 02:59:57 +01:00
2018-01-09 10:26:16 +01:00
2018-02-18 02:59:48 +01:00
2018-02-18 02:59:57 +01:00
2018-02-22 12:46:25 +01:00
2018-02-20 13:25:00 +01:00
2018-02-08 19:04:38 +01:00
2017-10-18 21:46:05 +02:00
2017-10-24 18:39:17 -07:00
2018-02-18 02:59:57 +01:00
2018-02-22 17:25:38 +01:00
2018-02-18 19:51:58 +01:00