mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-21 14:37:57 +00:00
20d74c6811
Backport qca8k fixes for big endian system (to make them working again) and a patch fixing MDIO conflicts if other PHY are connected and mgmt eth is used to control the switch. Signed-off-by: Christian Marangi <ansuelsmth@gmail.com>
58 lines
1.8 KiB
Diff
58 lines
1.8 KiB
Diff
From 0f6599167c126ce32c85d4f8a1f3d1775a268572 Mon Sep 17 00:00:00 2001
|
|
From: Christian Marangi <ansuelsmth@gmail.com>
|
|
Date: Fri, 6 Oct 2023 12:44:00 +0200
|
|
Subject: [PATCH] net: dsa: qca8k: enable assisted learning on CPU port
|
|
|
|
Enable assisted learning on CPU port.
|
|
|
|
It has been verified that there is a problem in packet roaming
|
|
from one BSS to another in the same security settings from one
|
|
physical R7800 to another physical R7800 where they are in the
|
|
same L2 broadcast domain backhauled/linked together via one
|
|
of the ethernet ports.
|
|
DHCP will fail to complete and traffic cannot flow for around 300
|
|
seconds.
|
|
|
|
Signed-off-by: Christian Marangi <ansuelsmth@gmail.com>
|
|
---
|
|
drivers/net/dsa/qca/qca8k-8xxx.c | 14 +++++++++-----
|
|
1 file changed, 9 insertions(+), 5 deletions(-)
|
|
|
|
--- a/drivers/net/dsa/qca/qca8k-8xxx.c
|
|
+++ b/drivers/net/dsa/qca/qca8k-8xxx.c
|
|
@@ -2002,6 +2002,12 @@ qca8k_setup(struct dsa_switch *ds)
|
|
dev_err(priv->dev, "failed enabling QCA header mode on port %d", dp->index);
|
|
return ret;
|
|
}
|
|
+
|
|
+ /* Disable learning by default on all ports */
|
|
+ ret = regmap_clear_bits(priv->regmap, QCA8K_PORT_LOOKUP_CTRL(dp->index),
|
|
+ QCA8K_PORT_LOOKUP_LEARN);
|
|
+ if (ret)
|
|
+ return ret;
|
|
}
|
|
|
|
/* Forward all unknown frames to CPU port for Linux processing */
|
|
@@ -2031,11 +2037,6 @@ qca8k_setup(struct dsa_switch *ds)
|
|
if (ret)
|
|
return ret;
|
|
|
|
- ret = regmap_clear_bits(priv->regmap, QCA8K_PORT_LOOKUP_CTRL(port),
|
|
- QCA8K_PORT_LOOKUP_LEARN);
|
|
- if (ret)
|
|
- return ret;
|
|
-
|
|
/* For port based vlans to work we need to set the
|
|
* default egress vid
|
|
*/
|
|
@@ -2087,6 +2088,9 @@ qca8k_setup(struct dsa_switch *ds)
|
|
/* Set max number of LAGs supported */
|
|
ds->num_lag_ids = QCA8K_NUM_LAGS;
|
|
|
|
+ /* HW learn on CPU port is limited and require manual setting */
|
|
+ ds->assisted_learning_on_cpu_port = true;
|
|
+
|
|
return 0;
|
|
}
|
|
|