mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-22 06:57:57 +00:00
5403770105
Newer MediaTek's SoCs need SPI calibration routines for SPI to work reliably. Import patches for that from MediaTek's SDK. Signed-off-by: Daniel Golle <daniel@makrotopia.org>
44 lines
1.3 KiB
Diff
44 lines
1.3 KiB
Diff
From d278c7a0bf730318a7ccf8d0a8b434c813e23fd0 Mon Sep 17 00:00:00 2001
|
|
From: "SkyLake.Huang" <skylake.huang@mediatek.com>
|
|
Date: Thu, 23 Jun 2022 18:39:03 +0800
|
|
Subject: [PATCH 4/6] drivers: spi-mt65xx: Add controller's calibration
|
|
paramter
|
|
|
|
Signed-off-by: SkyLake.Huang <skylake.huang@mediatek.com>
|
|
---
|
|
drivers/spi/spi-mt65xx.c | 16 ++++++++++++++++
|
|
1 file changed, 16 insertions(+)
|
|
|
|
--- a/drivers/spi/spi-mt65xx.c
|
|
+++ b/drivers/spi/spi-mt65xx.c
|
|
@@ -800,6 +800,21 @@ static irqreturn_t mtk_spi_interrupt(int
|
|
return IRQ_HANDLED;
|
|
}
|
|
|
|
+static int mtk_spi_append_caldata(struct spi_controller *ctlr)
|
|
+{
|
|
+ struct spi_cal_target *cal_target = kmalloc(sizeof(*cal_target), GFP_KERNEL);
|
|
+ struct mtk_spi *mdata = spi_master_get_devdata(ctlr);
|
|
+
|
|
+ cal_target->cal_item = &mdata->get_tick_dly;
|
|
+ cal_target->cal_min = 0;
|
|
+ cal_target->cal_max = 7;
|
|
+ cal_target->step = 1;
|
|
+
|
|
+ list_add(&cal_target->list, ctlr->cal_target);
|
|
+
|
|
+ return 0;
|
|
+}
|
|
+
|
|
static int mtk_spi_mem_adjust_op_size(struct spi_mem *mem,
|
|
struct spi_mem_op *op)
|
|
{
|
|
@@ -1092,6 +1107,7 @@ static int mtk_spi_probe(struct platform
|
|
master->setup = mtk_spi_setup;
|
|
master->set_cs_timing = mtk_spi_set_hw_cs_timing;
|
|
master->use_gpio_descriptors = true;
|
|
+ master->append_caldata = mtk_spi_append_caldata;
|
|
|
|
of_id = of_match_node(mtk_spi_of_match, pdev->dev.of_node);
|
|
if (!of_id) {
|