mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-26 00:41:17 +00:00
e8e7b3c106
This is an automatically generated commit which aids following Kernel patch history, as git will see the move and copy as a rename thus defeating the purpose. See: https://lists.openwrt.org/pipermail/openwrt-devel/2023-October/041673.html for the original discussion. Signed-off-by: Robert Marko <robimarko@gmail.com>
93 lines
2.5 KiB
Diff
93 lines
2.5 KiB
Diff
From 0cd4e90cb2dec02ff859f5c98f744f43a23aea65 Mon Sep 17 00:00:00 2001
|
|
From: Vignesh Viswanathan <quic_viswanat@quicinc.com>
|
|
Date: Fri, 26 May 2023 16:36:53 +0530
|
|
Subject: [PATCH] arm64: dts: qcom: add few more reserved memory region
|
|
|
|
In IPQ SoCs, bootloader will collect the system RAM contents upon crash
|
|
for the post morterm analysis. If we don't reserve the memory region used
|
|
by bootloader, obviously linux will consume it and upon next boot on
|
|
crash, bootloader will be loaded in the same region, which will lead to
|
|
loose some of the data, sometimes we may miss out critical information.
|
|
So lets reserve the region used by the bootloader.
|
|
|
|
Similarly SBL copies some data into the reserved region and it will be
|
|
used in the crash scenario. So reserve 1MB for SBL as well.
|
|
|
|
While at it, drop the size padding in the reserved memory region,
|
|
wherever applicable.
|
|
|
|
Signed-off-by: Vignesh Viswanathan <quic_viswanat@quicinc.com>
|
|
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
|
|
Link: https://lore.kernel.org/r/20230526110653.27777-4-quic_viswanat@quicinc.com
|
|
---
|
|
arch/arm64/boot/dts/qcom/ipq6018.dtsi | 16 +++++++++++++---
|
|
arch/arm64/boot/dts/qcom/ipq8074.dtsi | 14 ++++++++++++--
|
|
2 files changed, 25 insertions(+), 5 deletions(-)
|
|
|
|
--- a/arch/arm64/boot/dts/qcom/ipq6018.dtsi
|
|
+++ b/arch/arm64/boot/dts/qcom/ipq6018.dtsi
|
|
@@ -154,18 +154,28 @@
|
|
no-map;
|
|
};
|
|
|
|
+ bootloader@4a100000 {
|
|
+ reg = <0x0 0x4a100000 0x0 0x400000>;
|
|
+ no-map;
|
|
+ };
|
|
+
|
|
+ sbl@4a500000 {
|
|
+ reg = <0x0 0x4a500000 0x0 0x100000>;
|
|
+ no-map;
|
|
+ };
|
|
+
|
|
tz: memory@4a600000 {
|
|
- reg = <0x0 0x4a600000 0x0 0x00400000>;
|
|
+ reg = <0x0 0x4a600000 0x0 0x400000>;
|
|
no-map;
|
|
};
|
|
|
|
smem_region: memory@4aa00000 {
|
|
- reg = <0x0 0x4aa00000 0x0 0x00100000>;
|
|
+ reg = <0x0 0x4aa00000 0x0 0x100000>;
|
|
no-map;
|
|
};
|
|
|
|
q6_region: memory@4ab00000 {
|
|
- reg = <0x0 0x4ab00000 0x0 0x05500000>;
|
|
+ reg = <0x0 0x4ab00000 0x0 0x5500000>;
|
|
no-map;
|
|
};
|
|
};
|
|
--- a/arch/arm64/boot/dts/qcom/ipq8074.dtsi
|
|
+++ b/arch/arm64/boot/dts/qcom/ipq8074.dtsi
|
|
@@ -85,17 +85,27 @@
|
|
#size-cells = <2>;
|
|
ranges;
|
|
|
|
+ bootloader@4a600000 {
|
|
+ reg = <0x0 0x4a600000 0x0 0x400000>;
|
|
+ no-map;
|
|
+ };
|
|
+
|
|
+ sbl@4aa00000 {
|
|
+ reg = <0x0 0x4aa00000 0x0 0x100000>;
|
|
+ no-map;
|
|
+ };
|
|
+
|
|
smem@4ab00000 {
|
|
compatible = "qcom,smem";
|
|
- reg = <0x0 0x4ab00000 0x0 0x00100000>;
|
|
+ reg = <0x0 0x4ab00000 0x0 0x100000>;
|
|
no-map;
|
|
|
|
hwlocks = <&tcsr_mutex 3>;
|
|
};
|
|
|
|
memory@4ac00000 {
|
|
+ reg = <0x0 0x4ac00000 0x0 0x400000>;
|
|
no-map;
|
|
- reg = <0x0 0x4ac00000 0x0 0x00400000>;
|
|
};
|
|
};
|
|
|