INAGAKI Hiroshi 98f73552a7 ath79: fix PCIe initialization on AR934x
Fix PCIe initialization on AR934x by clearing PLL_PWD bit in addition to
PPL(PLL?)_RESET bit of AR724x.

Refresh patches by `make target/linux/refresh`.

Signed-off-by: INAGAKI Hiroshi <musashino.open@gmail.com>
Link: https://github.com/openwrt/openwrt/pull/15432
Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
2024-07-28 18:47:56 +02:00
..
2024-06-05 09:34:06 +02:00
2024-07-08 00:01:30 +02:00
2024-07-19 16:53:24 +02:00
2024-07-04 19:32:50 +02:00
2024-06-23 16:33:41 +02:00
2024-07-04 22:07:10 +02:00
2024-05-29 17:56:28 +02:00
2024-06-17 12:57:06 +02:00
2024-06-24 09:46:19 +02:00
2024-06-30 22:00:03 +02:00
2024-04-25 14:33:22 +02:00
2024-07-17 23:27:50 +02:00
2024-07-01 00:46:16 +02:00
2024-04-30 11:02:48 +02:00
2024-07-04 22:02:47 +02:00
2024-05-01 10:26:41 +02:00