mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-29 10:08:59 +00:00
4108c0c1b6
- Mark patches as upstream - Backport more upstream changes - Handle conflicts and refresh patches Signed-off-by: Chukun Pan <amadeus@jmu.edu.cn>
31 lines
1.1 KiB
Diff
31 lines
1.1 KiB
Diff
From 8a576b5bc9f0555d1d970cacabcaa24a3b74fa57 Mon Sep 17 00:00:00 2001
|
|
From: Robert Marko <robimarko@gmail.com>
|
|
Date: Wed, 16 Nov 2022 22:15:01 +0100
|
|
Subject: [PATCH] arm64: dts: qcom: ipq8074: pass QMP PCI PHY PIPE clocks to
|
|
GCC
|
|
|
|
Pass QMP PCI PHY PIPE clocks to the GCC controller so it does not have to
|
|
find them by matching globaly by name.
|
|
|
|
If not passed directly, driver maintains backwards compatibility by then
|
|
falling back to global lookup.
|
|
|
|
Signed-off-by: Robert Marko <robimarko@gmail.com>
|
|
---
|
|
arch/arm64/boot/dts/qcom/ipq8074.dtsi | 4 ++--
|
|
1 file changed, 2 insertions(+), 2 deletions(-)
|
|
|
|
--- a/arch/arm64/boot/dts/qcom/ipq8074.dtsi
|
|
+++ b/arch/arm64/boot/dts/qcom/ipq8074.dtsi
|
|
@@ -399,8 +399,8 @@
|
|
gcc: gcc@1800000 {
|
|
compatible = "qcom,gcc-ipq8074";
|
|
reg = <0x01800000 0x80000>;
|
|
- clocks = <&xo>, <&sleep_clk>;
|
|
- clock-names = "xo", "sleep_clk";
|
|
+ clocks = <&xo>, <&sleep_clk>, <&pcie_phy0>, <&pcie_phy1>;
|
|
+ clock-names = "xo", "sleep_clk", "pcie0_pipe", "pcie1_pipe";
|
|
#clock-cells = <1>;
|
|
#power-domain-cells = <1>;
|
|
#reset-cells = <1>;
|