mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-20 06:08:08 +00:00
95d5a99537
The following adds the Aerohive BR200-WP router to OpenWrt under
the mpc85xx/p1010 subtarget.
Hardware:
- SoC: Freescale P1011
- NOR: Intel JS28F512M29EWH 64MB
- Memory: 2x Nanya NT5TU64M16GG-AC 128MB (Total of 256MB)
- 2.4GHz WiFi: Atheros AR9390-AL1A
- Eth1: Atheros AR8035-A PoE
- 2x LEDs
- 1x Button
- PoE PSE
Flashing:
1. Hook into UART (9600 baud) and enter U-Boot. You may need to enter a
password of administrator or AhNf?d@ta06 if prompted.
2. Once in U-Boot, tftp boot the initramfs image:
dhcp; setenv serverip 192.168.1.3;
tftpboot 0x2004000 openwrt-mpc85xx-p1010-aerohive_br200-wp-initramfs-kernel.bin;
bootm 0x2004000;
3. Once booted, scp over the sysupgrade file and sysupgrade the device
to flash LEDE to the NOR.
Note:
MAC assigns are taken from stock firmware:
Name MAC addr Mode State Chan(Width) VLAN Radio Hive SSID
-------- -------------- -------- ----- ----------- ---- ---------- ---------- ---------
Mgt0 08ea:44XX:XXc0 - U - 1 - hive0 -
Eth0 08ea:44XX:XXc0 wan U - - - - -
Eth1 08ea:44XX:XXc2 access D - - - hive0 -
Eth2 08ea:44XX:XXc3 access D - - - hive0 -
Eth3 08ea:44XX:XXc4 access D - - - hive0 -
Eth4 08ea:44XX:XXc5 access D - - - hive0 -
Wifi0 08ea:44XX:XXd0 access U 1(20MHz) - radio_ng0 - -
Wifi0.1 08ea:44XX:XXd4 access D 1(20MHz) - radio_ng0 hive0 -
Note2:
PoE PSE could be managed with `realtek-poe` package. Example port
config:
config port
option enable '1'
option id '4'
option name 'lan2'
option poe_plus '0'
option priority '2'
config port
option enable '1'
option id '3'
option name 'lan1'
option poe_plus '0'
option priority '1'
Signed-off-by: Pawel Dembicki <paweldembicki@gmail.com>
(switch@0 -> switch@10, Device's quickstart says LEDs are
amber and white => add function+color properties but keep
labels around, use pr_info)
Signed-off-by: Christian Lamparter <chunkeey@gmail.com>
270 lines
6.8 KiB
Plaintext
270 lines
6.8 KiB
Plaintext
# CONFIG_40x is not set
|
|
# CONFIG_44x is not set
|
|
# CONFIG_ADVANCED_OPTIONS is not set
|
|
CONFIG_ARCH_32BIT_OFF_T=y
|
|
CONFIG_ARCH_HIBERNATION_POSSIBLE=y
|
|
CONFIG_ARCH_KEEP_MEMBLOCK=y
|
|
CONFIG_ARCH_MAY_HAVE_PC_FDC=y
|
|
CONFIG_ARCH_MIGHT_HAVE_PC_PARPORT=y
|
|
CONFIG_ARCH_MIGHT_HAVE_PC_SERIO=y
|
|
CONFIG_ARCH_MMAP_RND_BITS=11
|
|
CONFIG_ARCH_MMAP_RND_BITS_MAX=17
|
|
CONFIG_ARCH_MMAP_RND_BITS_MIN=11
|
|
CONFIG_ARCH_MMAP_RND_COMPAT_BITS_MAX=17
|
|
CONFIG_ARCH_MMAP_RND_COMPAT_BITS_MIN=11
|
|
CONFIG_ARCH_STACKWALK=y
|
|
CONFIG_ARCH_SUSPEND_POSSIBLE=y
|
|
CONFIG_ARCH_WEAK_RELEASE_ACQUIRE=y
|
|
CONFIG_ASN1=y
|
|
CONFIG_AUDIT_ARCH=y
|
|
CONFIG_BLK_MQ_PCI=y
|
|
CONFIG_BOOKE=y
|
|
CONFIG_BOOKE_WDT=y
|
|
# CONFIG_BR200_WP is not set
|
|
# CONFIG_BSC9131_RDB is not set
|
|
# CONFIG_BSC9132_QDS is not set
|
|
# CONFIG_C293_PCIE is not set
|
|
CONFIG_CLONE_BACKWARDS=y
|
|
CONFIG_CLZ_TAB=y
|
|
CONFIG_CMDLINE="console=ttyS0,115200"
|
|
CONFIG_CMDLINE_FROM_BOOTLOADER=y
|
|
# CONFIG_CMDLINE_OVERRIDE is not set
|
|
# CONFIG_COMMON_CLK is not set
|
|
CONFIG_COMPAT_32BIT_TIME=y
|
|
# CONFIG_CORENET_GENERIC is not set
|
|
# CONFIG_CPM2 is not set
|
|
CONFIG_CPU_BIG_ENDIAN=y
|
|
# CONFIG_CRYPTO_AES_PPC_SPE is not set
|
|
CONFIG_CRYPTO_AUTHENC=y
|
|
CONFIG_CRYPTO_HW=y
|
|
CONFIG_CRYPTO_LIB_BLAKE2S_GENERIC=y
|
|
CONFIG_CRYPTO_LIB_POLY1305_RSIZE=1
|
|
# CONFIG_CRYPTO_MD5_PPC is not set
|
|
CONFIG_CRYPTO_RNG=y
|
|
CONFIG_CRYPTO_RNG2=y
|
|
CONFIG_CRYPTO_RSA=y
|
|
# CONFIG_CRYPTO_SHA1_PPC is not set
|
|
# CONFIG_CRYPTO_SHA1_PPC_SPE is not set
|
|
# CONFIG_CRYPTO_SHA256_PPC_SPE is not set
|
|
CONFIG_DATA_SHIFT=12
|
|
CONFIG_DEBUG_BUGVERBOSE=y
|
|
CONFIG_DNOTIFY=y
|
|
CONFIG_DTC=y
|
|
CONFIG_E500=y
|
|
CONFIG_E500_CPU=y
|
|
CONFIG_EARLY_PRINTK=y
|
|
CONFIG_EDAC=y
|
|
CONFIG_EDAC_ATOMIC_SCRUB=y
|
|
# CONFIG_EDAC_DEBUG is not set
|
|
CONFIG_EDAC_LEGACY_SYSFS=y
|
|
CONFIG_EDAC_MPC85XX=y
|
|
CONFIG_EDAC_SUPPORT=y
|
|
# CONFIG_FIREBOX_T10 is not set
|
|
CONFIG_FIXED_PHY=y
|
|
CONFIG_FSL_BOOKE=y
|
|
# CONFIG_FSL_DPAA2_SWITCH is not set
|
|
CONFIG_FSL_EMB_PERFMON=y
|
|
# CONFIG_FSL_FMAN is not set
|
|
CONFIG_FSL_LBC=y
|
|
CONFIG_FSL_PCI=y
|
|
CONFIG_FSL_PQ_MDIO=y
|
|
CONFIG_FSL_SOC=y
|
|
CONFIG_FSL_SOC_BOOKE=y
|
|
CONFIG_FWNODE_MDIO=y
|
|
CONFIG_FW_LOADER_PAGED_BUF=y
|
|
CONFIG_GENERIC_ALLOCATOR=y
|
|
CONFIG_GENERIC_ATOMIC64=y
|
|
CONFIG_GENERIC_BUG=y
|
|
CONFIG_GENERIC_BUG_RELATIVE_POINTERS=y
|
|
CONFIG_GENERIC_CLOCKEVENTS=y
|
|
CONFIG_GENERIC_CMOS_UPDATE=y
|
|
CONFIG_GENERIC_CPU_AUTOPROBE=y
|
|
CONFIG_GENERIC_CPU_VULNERABILITIES=y
|
|
CONFIG_GENERIC_EARLY_IOREMAP=y
|
|
CONFIG_GENERIC_GETTIMEOFDAY=y
|
|
CONFIG_GENERIC_IRQ_SHOW=y
|
|
CONFIG_GENERIC_IRQ_SHOW_LEVEL=y
|
|
CONFIG_GENERIC_ISA_DMA=y
|
|
CONFIG_GENERIC_PCI_IOMAP=y
|
|
CONFIG_GENERIC_SMP_IDLE_THREAD=y
|
|
CONFIG_GENERIC_STRNCPY_FROM_USER=y
|
|
CONFIG_GENERIC_STRNLEN_USER=y
|
|
CONFIG_GENERIC_TIME_VSYSCALL=y
|
|
CONFIG_GEN_RTC=y
|
|
# CONFIG_GE_IMP3A is not set
|
|
CONFIG_GIANFAR=y
|
|
CONFIG_GPIO_CDEV=y
|
|
CONFIG_GPIO_GENERIC=y
|
|
CONFIG_GPIO_MPC8XXX=y
|
|
CONFIG_HAS_DMA=y
|
|
CONFIG_HAS_IOMEM=y
|
|
CONFIG_HAS_IOPORT_MAP=y
|
|
# CONFIG_HIVEAP_330 is not set
|
|
CONFIG_HW_RANDOM=y
|
|
CONFIG_HZ_PERIODIC=y
|
|
CONFIG_I2C=y
|
|
CONFIG_I2C_BOARDINFO=y
|
|
CONFIG_I2C_MPC=y
|
|
CONFIG_ILLEGAL_POINTER_VALUE=0
|
|
CONFIG_INITRAMFS_SOURCE=""
|
|
CONFIG_IRQCHIP=y
|
|
CONFIG_IRQ_DOMAIN=y
|
|
CONFIG_IRQ_FORCED_THREADING=y
|
|
CONFIG_IRQ_WORK=y
|
|
CONFIG_ISA_DMA_API=y
|
|
CONFIG_KERNEL_START=0xc0000000
|
|
# CONFIG_KSI8560 is not set
|
|
CONFIG_LIBFDT=y
|
|
CONFIG_LOCK_DEBUGGING_SUPPORT=y
|
|
CONFIG_LOWMEM_CAM_NUM=3
|
|
CONFIG_LOWMEM_SIZE=0x30000000
|
|
CONFIG_LXT_PHY=y
|
|
# CONFIG_MATH_EMULATION is not set
|
|
CONFIG_MDIO_BUS=y
|
|
CONFIG_MDIO_DEVICE=y
|
|
CONFIG_MDIO_DEVRES=y
|
|
CONFIG_MEMFD_CREATE=y
|
|
CONFIG_MIGRATION=y
|
|
CONFIG_MMU_GATHER_PAGE_SIZE=y
|
|
CONFIG_MODULES_USE_ELF_RELA=y
|
|
# CONFIG_MPC8536_DS is not set
|
|
# CONFIG_MPC8540_ADS is not set
|
|
# CONFIG_MPC8560_ADS is not set
|
|
# CONFIG_MPC85xx_CDS is not set
|
|
# CONFIG_MPC85xx_DS is not set
|
|
# CONFIG_MPC85xx_MDS is not set
|
|
# CONFIG_MPC85xx_RDB is not set
|
|
CONFIG_MPIC=y
|
|
# CONFIG_MPIC_MSGR is not set
|
|
CONFIG_MPIC_TIMER=y
|
|
CONFIG_MPILIB=y
|
|
# CONFIG_MTD_CFI is not set
|
|
CONFIG_MTD_NAND_CORE=y
|
|
CONFIG_MTD_NAND_ECC=y
|
|
CONFIG_MTD_NAND_ECC_SW_HAMMING=y
|
|
CONFIG_MTD_RAW_NAND=y
|
|
CONFIG_MTD_SPI_NOR=y
|
|
# CONFIG_MVME2500 is not set
|
|
CONFIG_NEED_PER_CPU_KM=y
|
|
CONFIG_NEED_SG_DMA_LENGTH=y
|
|
CONFIG_NET_SELFTESTS=y
|
|
CONFIG_NLS=y
|
|
CONFIG_NR_CPUS=1
|
|
CONFIG_NR_IRQS=512
|
|
CONFIG_NVMEM=y
|
|
CONFIG_OF=y
|
|
CONFIG_OF_ADDRESS=y
|
|
CONFIG_OF_DMA_DEFAULT_COHERENT=y
|
|
CONFIG_OF_EARLY_FLATTREE=y
|
|
CONFIG_OF_FLATTREE=y
|
|
CONFIG_OF_GPIO=y
|
|
CONFIG_OF_IRQ=y
|
|
CONFIG_OF_KOBJ=y
|
|
CONFIG_OF_MDIO=y
|
|
CONFIG_OLD_SIGACTION=y
|
|
CONFIG_OLD_SIGSUSPEND=y
|
|
# CONFIG_P1010_RDB is not set
|
|
# CONFIG_P1022_DS is not set
|
|
# CONFIG_P1022_RDK is not set
|
|
# CONFIG_P1023_RDB is not set
|
|
CONFIG_PAGE_OFFSET=0xc0000000
|
|
# CONFIG_PANDA is not set
|
|
CONFIG_PCI=y
|
|
CONFIG_PCIEAER=y
|
|
CONFIG_PCIEASPM=y
|
|
CONFIG_PCIEASPM_DEFAULT=y
|
|
# CONFIG_PCIEASPM_PERFORMANCE is not set
|
|
# CONFIG_PCIEASPM_POWERSAVE is not set
|
|
# CONFIG_PCIEASPM_POWER_SUPERSAVE is not set
|
|
CONFIG_PCIEPORTBUS=y
|
|
CONFIG_PCI_DOMAINS=y
|
|
CONFIG_PGTABLE_LEVELS=2
|
|
CONFIG_PHYLIB=y
|
|
CONFIG_PHYSICAL_ALIGN=0x04000000
|
|
CONFIG_PHYSICAL_START=0x00000000
|
|
# CONFIG_PHYS_64BIT is not set
|
|
# CONFIG_PMU_SYSFS is not set
|
|
# CONFIG_PPA8548 is not set
|
|
CONFIG_PPC=y
|
|
CONFIG_PPC32=y
|
|
# CONFIG_PPC64 is not set
|
|
CONFIG_PPC_85xx=y
|
|
# CONFIG_PPC_8xx is not set
|
|
CONFIG_PPC_ADV_DEBUG_DACS=2
|
|
CONFIG_PPC_ADV_DEBUG_DVCS=0
|
|
CONFIG_PPC_ADV_DEBUG_IACS=2
|
|
CONFIG_PPC_ADV_DEBUG_REGS=y
|
|
CONFIG_PPC_BARRIER_NOSPEC=y
|
|
CONFIG_PPC_BOOK3E_MMU=y
|
|
# CONFIG_PPC_BOOK3S_32 is not set
|
|
CONFIG_PPC_DOORBELL=y
|
|
# CONFIG_PPC_E500MC is not set
|
|
# CONFIG_PPC_EARLY_DEBUG is not set
|
|
CONFIG_PPC_FSL_BOOK3E=y
|
|
CONFIG_PPC_INDIRECT_PCI=y
|
|
CONFIG_PPC_MMU_NOHASH=y
|
|
CONFIG_PPC_PAGE_SHIFT=12
|
|
# CONFIG_PPC_QEMU_E500 is not set
|
|
CONFIG_PPC_SMP_MUXED_IPI=y
|
|
CONFIG_PPC_UDBG_16550=y
|
|
CONFIG_PPC_WERROR=y
|
|
CONFIG_PTP_1588_CLOCK_OPTIONAL=y
|
|
CONFIG_QE_GPIO=y
|
|
CONFIG_QUICC_ENGINE=y
|
|
CONFIG_RAS=y
|
|
# CONFIG_RED_15W_REV1 is not set
|
|
CONFIG_RTC_CLASS=y
|
|
CONFIG_RTC_DRV_GENERIC=y
|
|
CONFIG_RTC_I2C_AND_SPI=y
|
|
CONFIG_RTC_MC146818_LIB=y
|
|
# CONFIG_SCOM_DEBUGFS is not set
|
|
CONFIG_SERIAL_8250_EXTENDED=y
|
|
CONFIG_SERIAL_8250_FSL=y
|
|
CONFIG_SERIAL_8250_SHARE_IRQ=y
|
|
CONFIG_SERIAL_MCTRL_GPIO=y
|
|
CONFIG_SERIAL_OF_PLATFORM=y
|
|
# CONFIG_SERIAL_QE is not set
|
|
# CONFIG_SOCRATES is not set
|
|
CONFIG_SPARSE_IRQ=y
|
|
CONFIG_SPE=y
|
|
CONFIG_SPE_POSSIBLE=y
|
|
CONFIG_SPI=y
|
|
CONFIG_SPI_FSL_ESPI=y
|
|
CONFIG_SPI_MASTER=y
|
|
CONFIG_SPI_MEM=y
|
|
CONFIG_SRCU=y
|
|
# CONFIG_STRIP_ASM_SYMS is not set
|
|
# CONFIG_STX_GP3 is not set
|
|
CONFIG_SWPHY=y
|
|
CONFIG_SYSCTL_EXCEPTION_TRACE=y
|
|
CONFIG_TARGET_CPU="8540"
|
|
CONFIG_TARGET_CPU_BOOL=y
|
|
CONFIG_TASK_SIZE=0xc0000000
|
|
CONFIG_THREAD_INFO_IN_TASK=y
|
|
CONFIG_THREAD_SHIFT=13
|
|
CONFIG_TICK_CPU_ACCOUNTING=y
|
|
CONFIG_TINY_SRCU=y
|
|
# CONFIG_TL_WDR4900_V1 is not set
|
|
# CONFIG_TOOLCHAIN_DEFAULT_CPU is not set
|
|
# CONFIG_TQM8540 is not set
|
|
# CONFIG_TQM8541 is not set
|
|
# CONFIG_TQM8548 is not set
|
|
# CONFIG_TQM8555 is not set
|
|
# CONFIG_TQM8560 is not set
|
|
# CONFIG_TWR_P102x is not set
|
|
CONFIG_UCC=y
|
|
CONFIG_UCC_FAST=y
|
|
CONFIG_UCC_GETH=y
|
|
# CONFIG_UGETH_TX_ON_DEMAND is not set
|
|
CONFIG_USB_SUPPORT=y
|
|
CONFIG_VDSO32=y
|
|
# CONFIG_VIRT_CPU_ACCOUNTING_NATIVE is not set
|
|
CONFIG_VM_EVENT_COUNTERS=y
|
|
CONFIG_WATCHDOG_CORE=y
|
|
# CONFIG_WS_AP3710I is not set
|
|
# CONFIG_WS_AP3715I is not set
|
|
# CONFIG_WS_AP3825I is not set
|
|
# CONFIG_XES_MPC85xx is not set
|
|
CONFIG_XZ_DEC_BCJ=y
|
|
CONFIG_XZ_DEC_POWERPC=y
|