Daniel Golle
69906789e0
generic: net: phy: realtek: various improvements ...
Follow the advise of Russell King allows to greatly improve the driver
for RealTek's 1G and 2.5G Ethernet PHYs. The results are full/half
duplex as well as Gbit master/slave property being read from PHY
Specific Status Register (PHYSR), and fixes regarding link-partner
advertisement.
Fixes : #14504
Signed-off-by: Daniel Golle <daniel@makrotopia.org>
2024-10-09 02:36:22 +01:00
2024-06-05 09:34:06 +02:00
2024-10-06 03:46:45 +02:00
2024-09-06 22:46:59 +02:00
2024-09-21 13:03:49 +02:00
2024-09-20 18:42:56 +01:00
2024-10-08 19:35:56 +02:00
2024-10-05 12:43:51 +02:00
2024-08-06 14:06:09 +02:00
2024-10-05 12:43:51 +02:00
2024-08-30 11:39:44 +02:00
2024-10-01 19:15:45 +02:00
2024-05-29 17:56:28 +02:00
2024-10-06 03:46:45 +02:00
2024-10-09 02:36:22 +01:00
2024-09-06 22:46:59 +02:00
2024-10-08 19:33:33 +02:00
2024-08-25 15:08:25 +02:00
2024-05-25 09:17:19 +02:00
2024-09-20 18:57:33 +01:00
2024-10-01 23:47:06 +02:00
2024-09-20 18:57:33 +01:00
2024-09-06 22:46:59 +02:00
2024-09-06 22:46:59 +02:00
2024-10-09 01:37:02 +01:00
2024-09-07 22:24:07 +02:00
2024-10-08 10:45:58 +02:00
2024-04-25 14:33:22 +02:00
2024-09-09 18:24:34 +02:00
2024-09-16 00:19:49 +02:00
2024-09-20 18:57:33 +01:00
2024-09-20 18:51:06 +01:00
2024-09-24 00:07:55 +02:00
2024-10-08 10:45:58 +02:00
2024-10-02 20:15:21 +02:00
2024-10-05 12:52:33 +02:00
2024-09-15 16:32:48 +02:00
2024-09-17 22:16:41 +08:00
2024-10-05 12:43:51 +02:00
2024-09-06 22:46:59 +02:00
2024-07-13 14:29:16 +02:00
2024-06-22 22:06:06 +02:00
2024-10-03 16:51:03 +02:00
2024-08-03 11:36:59 +02:00
69906789e0