mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-20 14:13:16 +00:00
3a4b751110
The uart node is enabled on all devices except one (GL-USB150 *). Thus, let's not have a few hundred nodes to enable it, but do not disable it in the first place. Where the majority of devices is using it, also move the serial0 alias to the DTSI. *) Since GL-USB150 even defines serial0 alias, the missing uart is probably just a mistake. Anyway, disable it for now so this patch stays cosmetic. Signed-off-by: Adrian Schmutzler <freifunk@adrianschmutzler.de>
167 lines
2.6 KiB
Plaintext
167 lines
2.6 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
|
|
#include "ar7242.dtsi"
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/input/input.h>
|
|
|
|
/ {
|
|
compatible = "meraki,mr12", "qca,ar7242";
|
|
model = "Meraki MR12";
|
|
|
|
aliases {
|
|
led-boot = &led_power_orange;
|
|
led-failsafe = &led_power_orange;
|
|
led-running = &led_power_green;
|
|
led-upgrade = &led_power_orange;
|
|
};
|
|
|
|
extosc: ref {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
clock-output-names = "ref";
|
|
clock-frequency = <40000000>;
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
|
|
link1 {
|
|
label = "green:link1";
|
|
gpios = <&gpio 11 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
link2 {
|
|
label = "green:link2";
|
|
gpios = <&gpio 12 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
link3 {
|
|
label = "green:link3";
|
|
gpios = <&gpio 13 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
link4 {
|
|
label = "green:link4";
|
|
gpios = <&gpio 14 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
lan {
|
|
label = "green:lan";
|
|
gpios = <&gpio 15 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
led_power_orange: power_orange {
|
|
label = "orange:power";
|
|
gpios = <&gpio 16 GPIO_ACTIVE_LOW>;
|
|
panic-indicator;
|
|
};
|
|
|
|
led_power_green: power_green {
|
|
label = "green:power";
|
|
gpios = <&gpio 17 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
|
|
keys {
|
|
compatible = "gpio-keys";
|
|
|
|
reset {
|
|
label = "reset";
|
|
linux,code = <KEY_RESTART>;
|
|
gpios = <&gpio 8 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&pcie {
|
|
status = "okay";
|
|
|
|
wifi@0,0,0 {
|
|
compatible = "pci168c,002a";
|
|
reg = <0x0000 0 0 0 0>;
|
|
qca,no-eeprom;
|
|
mtd-mac-address = <&config 0x66>;
|
|
mtd-mac-address-increment = <1>;
|
|
};
|
|
};
|
|
|
|
&pll {
|
|
clocks = <&extosc>;
|
|
};
|
|
|
|
&mdio0 {
|
|
status = "okay";
|
|
|
|
phy4: ethernet-phy@4 {
|
|
reg = <4>;
|
|
};
|
|
};
|
|
|
|
ð0 {
|
|
status = "okay";
|
|
|
|
mtd-mac-address = <&config 0x66>;
|
|
|
|
pll-data = <0x02000000 0x00000101 0x00001313>;
|
|
|
|
phy-mode = "rgmii-id";
|
|
phy-handle = <&phy4>;
|
|
};
|
|
|
|
&mdio1 {
|
|
status = "okay";
|
|
};
|
|
|
|
ð1 {
|
|
status = "okay";
|
|
|
|
mtd-mac-address = <&config 0x66>;
|
|
};
|
|
|
|
&spi {
|
|
status = "okay";
|
|
|
|
flash@0 {
|
|
compatible = "jedec,spi-nor";
|
|
reg = <0>;
|
|
spi-max-frequency = <50000000>;
|
|
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
partition@0 {
|
|
label = "u-boot";
|
|
reg = <0x000000 0x40000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@40000 {
|
|
label = "u-boot-env";
|
|
reg = <0x40000 0x40000>;
|
|
read-only;
|
|
};
|
|
|
|
config: partition@80000 {
|
|
label = "config";
|
|
reg = <0x80000 0x20000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@a0000 {
|
|
label = "firmware";
|
|
reg = <0xa0000 0xf40000>;
|
|
compatible = "denx,uimage";
|
|
};
|
|
|
|
partition@fe0000 {
|
|
label = "art";
|
|
reg = <0xfe0000 0x20000>;
|
|
read-only;
|
|
};
|
|
};
|
|
};
|
|
};
|