mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-22 15:02:32 +00:00
cddd459140
Add patches for linux-5.4. The patches are from NXP LSDK-20.04 release which was tagged LSDK-20.04-V5.4. https://source.codeaurora.org/external/qoriq/qoriq-components/linux/ For boards LS1021A-IOT, and Traverse-LS1043 which are not involved in LSDK, port the dts patches from 4.14. The patches are sorted into the following categories: 301-arch-xxxx 302-dts-xxxx 303-core-xxxx 701-net-xxxx 801-audio-xxxx 802-can-xxxx 803-clock-xxxx 804-crypto-xxxx 805-display-xxxx 806-dma-xxxx 807-gpio-xxxx 808-i2c-xxxx 809-jailhouse-xxxx 810-keys-xxxx 811-kvm-xxxx 812-pcie-xxxx 813-pm-xxxx 814-qe-xxxx 815-sata-xxxx 816-sdhc-xxxx 817-spi-xxxx 818-thermal-xxxx 819-uart-xxxx 820-usb-xxxx 821-vfio-xxxx Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
150 lines
3.3 KiB
Diff
150 lines
3.3 KiB
Diff
From 9ba5a56b7241c46aa47544f8414ad1f3d445f3c1 Mon Sep 17 00:00:00 2001
|
|
From: Bhaskar Upadhaya <Bhaskar.Upadhaya@nxp.com>
|
|
Date: Mon, 7 May 2018 11:52:04 +0530
|
|
Subject: [PATCH] arm64: dts: ls1012a: Add more nodes to LS1012A-FRWY board
|
|
support
|
|
|
|
LS1012A-FRWY is a different design from LS1012A-FRDM,
|
|
but has some common SoC features. Key feature on this
|
|
board is 2x1G SGMII PFE MAC, Micro SD, USB 3.0, DDR,
|
|
QuadSPI, Audio, UART.
|
|
|
|
Signed-off-by: Bhaskar Upadhaya <Bhaskar.Upadhaya@nxp.com>
|
|
Signed-off-by: Li Yang <leoyang.li@nxp.com>
|
|
---
|
|
arch/arm64/boot/dts/freescale/fsl-ls1012a-frwy.dts | 118 +++++++++++++++++++++
|
|
1 file changed, 118 insertions(+)
|
|
|
|
--- a/arch/arm64/boot/dts/freescale/fsl-ls1012a-frwy.dts
|
|
+++ b/arch/arm64/boot/dts/freescale/fsl-ls1012a-frwy.dts
|
|
@@ -14,6 +14,58 @@
|
|
/ {
|
|
model = "LS1012A FRWY Board";
|
|
compatible = "fsl,ls1012a-frwy", "fsl,ls1012a";
|
|
+
|
|
+ aliases {
|
|
+ ethernet0 = &pfe_mac0;
|
|
+ ethernet1 = &pfe_mac1;
|
|
+ };
|
|
+
|
|
+ sys_mclk: clock-mclk {
|
|
+ compatible = "fixed-clock";
|
|
+ #clock-cells = <0>;
|
|
+ clock-frequency = <25000000>;
|
|
+ };
|
|
+
|
|
+ reg_1p8v: regulator-1p8v {
|
|
+ compatible = "regulator-fixed";
|
|
+ regulator-name = "1P8V";
|
|
+ regulator-min-microvolt = <1800000>;
|
|
+ regulator-max-microvolt = <1800000>;
|
|
+ regulator-always-on;
|
|
+ };
|
|
+
|
|
+ sound {
|
|
+ compatible = "simple-audio-card";
|
|
+ simple-audio-card,format = "i2s";
|
|
+ simple-audio-card,widgets =
|
|
+ "Microphone", "Microphone Jack",
|
|
+ "Headphone", "Headphone Jack",
|
|
+ "Speaker", "Speaker Ext",
|
|
+ "Line", "Line In Jack";
|
|
+ simple-audio-card,routing =
|
|
+ "MIC_IN", "Microphone Jack",
|
|
+ "Microphone Jack", "Mic Bias",
|
|
+ "LINE_IN", "Line In Jack",
|
|
+ "Headphone Jack", "HP_OUT",
|
|
+ "Speaker Ext", "LINE_OUT";
|
|
+
|
|
+ simple-audio-card,cpu {
|
|
+ sound-dai = <&sai2>;
|
|
+ frame-master;
|
|
+ bitclock-master;
|
|
+ };
|
|
+
|
|
+ simple-audio-card,codec {
|
|
+ sound-dai = <&codec>;
|
|
+ frame-master;
|
|
+ bitclock-master;
|
|
+ system-clock-frequency = <25000000>;
|
|
+ };
|
|
+ };
|
|
+};
|
|
+
|
|
+&pcie {
|
|
+ status = "okay";
|
|
};
|
|
|
|
&duart0 {
|
|
@@ -22,4 +74,70 @@
|
|
|
|
&i2c0 {
|
|
status = "okay";
|
|
+
|
|
+ codec: sgtl5000@a {
|
|
+ compatible = "fsl,sgtl5000";
|
|
+ #sound-dai-cells = <0>;
|
|
+ reg = <0xa>;
|
|
+ VDDA-supply = <®_1p8v>;
|
|
+ VDDIO-supply = <®_1p8v>;
|
|
+ clocks = <&sys_mclk>;
|
|
+ };
|
|
+};
|
|
+
|
|
+&qspi {
|
|
+ num-cs = <1>;
|
|
+ bus-num = <0>;
|
|
+ status = "okay";
|
|
+
|
|
+ qflash0: w25q16dw@0 {
|
|
+ compatible = "spansion,m25p80";
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <1>;
|
|
+ m25p,fast-read;
|
|
+ spi-max-frequency = <20000000>;
|
|
+ reg = <0>;
|
|
+ };
|
|
+};
|
|
+
|
|
+&pfe {
|
|
+ status = "okay";
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <0>;
|
|
+
|
|
+ ethernet@0 {
|
|
+ compatible = "fsl,pfe-gemac-port";
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <0>;
|
|
+ reg = <0x0>; /* GEM_ID */
|
|
+ fsl,gemac-bus-id = <0x0>; /* BUS_ID */
|
|
+ fsl,gemac-phy-id = <0x2>; /* PHY_ID */
|
|
+ fsl,mdio-mux-val = <0x0>;
|
|
+ phy-mode = "sgmii";
|
|
+ fsl,pfe-phy-if-flags = <0x0>;
|
|
+
|
|
+ mdio@0 {
|
|
+ reg = <0x1>; /* enabled/disabled */
|
|
+ };
|
|
+ };
|
|
+
|
|
+ ethernet@1 {
|
|
+ compatible = "fsl,pfe-gemac-port";
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <0>;
|
|
+ reg = <0x1>; /* GEM_ID */
|
|
+ fsl,gemac-bus-id = <0x1>; /* BUS_ID */
|
|
+ fsl,gemac-phy-id = <0x1>; /* PHY_ID */
|
|
+ fsl,mdio-mux-val = <0x0>;
|
|
+ phy-mode = "sgmii";
|
|
+ fsl,pfe-phy-if-flags = <0x0>;
|
|
+
|
|
+ mdio@0 {
|
|
+ reg = <0x0>; /* enabled/disabled */
|
|
+ };
|
|
+ };
|
|
+};
|
|
+
|
|
+&sai2 {
|
|
+ status = "okay";
|
|
};
|