mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-22 15:02:32 +00:00
cddd459140
Add patches for linux-5.4. The patches are from NXP LSDK-20.04 release which was tagged LSDK-20.04-V5.4. https://source.codeaurora.org/external/qoriq/qoriq-components/linux/ For boards LS1021A-IOT, and Traverse-LS1043 which are not involved in LSDK, port the dts patches from 4.14. The patches are sorted into the following categories: 301-arch-xxxx 302-dts-xxxx 303-core-xxxx 701-net-xxxx 801-audio-xxxx 802-can-xxxx 803-clock-xxxx 804-crypto-xxxx 805-display-xxxx 806-dma-xxxx 807-gpio-xxxx 808-i2c-xxxx 809-jailhouse-xxxx 810-keys-xxxx 811-kvm-xxxx 812-pcie-xxxx 813-pm-xxxx 814-qe-xxxx 815-sata-xxxx 816-sdhc-xxxx 817-spi-xxxx 818-thermal-xxxx 819-uart-xxxx 820-usb-xxxx 821-vfio-xxxx Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
40 lines
1.4 KiB
Diff
40 lines
1.4 KiB
Diff
From 2a7fa96feddb63d36d64336a994dc4132e8a5cd4 Mon Sep 17 00:00:00 2001
|
|
From: Shengjiu Wang <shengjiu.wang@freescale.com>
|
|
Date: Mon, 29 Dec 2014 13:40:08 +0800
|
|
Subject: [PATCH] MLK-9974: ASoC: fsl_sai: There is underrun detected in the
|
|
beginning sometimes
|
|
|
|
Write initial words to SAI FIFO to reduce underrun error
|
|
|
|
Signed-off-by: Shengjiu Wang <shengjiu.wang@freescale.com>
|
|
(cherry picked from commit 7ba8ae883d84540fac5ed4147d124399537bc0b3)
|
|
(cherry picked from commit f4435f35aa2a97551d2c4a12ca316c354a880f85)
|
|
---
|
|
sound/soc/fsl/fsl_sai.c | 7 +++++++
|
|
1 file changed, 7 insertions(+)
|
|
|
|
--- a/sound/soc/fsl/fsl_sai.c
|
|
+++ b/sound/soc/fsl/fsl_sai.c
|
|
@@ -506,7 +506,9 @@ static int fsl_sai_trigger(struct snd_pc
|
|
{
|
|
struct fsl_sai *sai = snd_soc_dai_get_drvdata(cpu_dai);
|
|
bool tx = substream->stream == SNDRV_PCM_STREAM_PLAYBACK;
|
|
+ u8 channels = substream->runtime->channels;
|
|
u32 xcsr, count = 100;
|
|
+ int i;
|
|
|
|
/*
|
|
* Asynchronous mode: Clear SYNC for both Tx and Rx.
|
|
@@ -529,6 +531,11 @@ static int fsl_sai_trigger(struct snd_pc
|
|
regmap_update_bits(sai->regmap, FSL_SAI_xCSR(tx),
|
|
FSL_SAI_CSR_FRDE, FSL_SAI_CSR_FRDE);
|
|
|
|
+ for (i = 0; tx && i < channels; i++)
|
|
+ regmap_write(sai->regmap, FSL_SAI_TDR, 0x0);
|
|
+ if (tx)
|
|
+ udelay(10);
|
|
+
|
|
regmap_update_bits(sai->regmap, FSL_SAI_RCSR,
|
|
FSL_SAI_CSR_TERE, FSL_SAI_CSR_TERE);
|
|
regmap_update_bits(sai->regmap, FSL_SAI_TCSR,
|