mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-23 15:32:33 +00:00
538a1d740c
The patches were generated from the RPi repo with the following command: git format-patch v6.6.58..rpi-6.6.y Signed-off-by: Álvaro Fernández Rojas <noltari@gmail.com>
170 lines
4.3 KiB
Diff
170 lines
4.3 KiB
Diff
From 3be1a52ad9e3ae7b0e16eb20c77d9df60e29f139 Mon Sep 17 00:00:00 2001
|
|
From: Phil Elwell <phil@raspberrypi.com>
|
|
Date: Tue, 10 Sep 2024 14:07:16 +0100
|
|
Subject: [PATCH 1298/1350] arm64: dts: Add preliminary bcm2712-rpi-500 dts
|
|
|
|
Add the first DTS file for Pi 500.
|
|
|
|
Signed-off-by: Phil Elwell <phil@raspberrypi.com>
|
|
---
|
|
arch/arm64/boot/dts/broadcom/Makefile | 1 +
|
|
.../boot/dts/broadcom/bcm2712-rpi-500.dts | 142 ++++++++++++++++++
|
|
2 files changed, 143 insertions(+)
|
|
create mode 100644 arch/arm64/boot/dts/broadcom/bcm2712-rpi-500.dts
|
|
|
|
--- a/arch/arm64/boot/dts/broadcom/Makefile
|
|
+++ b/arch/arm64/boot/dts/broadcom/Makefile
|
|
@@ -22,6 +22,7 @@ dtb-$(CONFIG_ARCH_BCM2835) += bcm2711-rp
|
|
dtb-$(CONFIG_ARCH_BCM2835) += bcm2711-rpi-cm4s.dtb
|
|
dtb-$(CONFIG_ARCH_BCM2835) += bcm2712-rpi-5-b.dtb
|
|
dtb-$(CONFIG_ARCH_BCM2835) += bcm2712d0-rpi-5-b.dtb
|
|
+dtb-$(CONFIG_ARCH_BCM2835) += bcm2712-rpi-500.dtb
|
|
dtb-$(CONFIG_ARCH_BCM2835) += bcm2712-rpi-cm5-cm5io.dtb
|
|
dtb-$(CONFIG_ARCH_BCM2835) += bcm2712-rpi-cm5-cm4io.dtb
|
|
dtb-$(CONFIG_ARCH_BCM2835) += bcm2712-rpi-cm5l-cm5io.dtb
|
|
--- /dev/null
|
|
+++ b/arch/arm64/boot/dts/broadcom/bcm2712-rpi-500.dts
|
|
@@ -0,0 +1,142 @@
|
|
+// SPDX-License-Identifier: GPL-2.0
|
|
+#include "bcm2712d0-rpi-5-b.dts"
|
|
+
|
|
+/ {
|
|
+ compatible = "raspberrypi,500", "brcm,bcm2712";
|
|
+ model = "Raspberry Pi 500";
|
|
+};
|
|
+
|
|
+&pwr_key {
|
|
+ debounce-interval = <400>;
|
|
+};
|
|
+
|
|
+&gio {
|
|
+ gpio-line-names =
|
|
+ "", // GPIO_000
|
|
+ "2712_BOOT_CS_N", // GPIO_001
|
|
+ "2712_BOOT_MISO", // GPIO_002
|
|
+ "2712_BOOT_MOSI", // GPIO_003
|
|
+ "2712_BOOT_SCLK", // GPIO_004
|
|
+ "", // GPIO_005
|
|
+ "", // GPIO_006
|
|
+ "", // GPIO_007
|
|
+ "", // GPIO_008
|
|
+ "", // GPIO_009
|
|
+ "-", // GPIO_010
|
|
+ "-", // GPIO_011
|
|
+ "-", // GPIO_012
|
|
+ "-", // GPIO_013
|
|
+ "M2_DET_WAKE", // GPIO_014
|
|
+ "M2_PWR_EN", // GPIO_015
|
|
+ "", // GPIO_016
|
|
+ "", // GPIO_017
|
|
+ "KEYB_BOOTSEL", // GPIO_018
|
|
+ "-", // GPIO_019
|
|
+ "PWR_GPIO", // GPIO_020
|
|
+ "KEYB_RUN", // GPIO_021
|
|
+ "-", // GPIO_022
|
|
+ "-", // GPIO_023
|
|
+ "BT_RTS", // GPIO_024
|
|
+ "BT_CTS", // GPIO_025
|
|
+ "BT_TXD", // GPIO_026
|
|
+ "BT_RXD", // GPIO_027
|
|
+ "WL_ON", // GPIO_028
|
|
+ "BT_ON", // GPIO_029
|
|
+ "WIFI_SDIO_CLK", // GPIO_030
|
|
+ "WIFI_SDIO_CMD", // GPIO_031
|
|
+ "WIFI_SDIO_D0", // GPIO_032
|
|
+ "WIFI_SDIO_D1", // GPIO_033
|
|
+ "WIFI_SDIO_D2", // GPIO_034
|
|
+ "WIFI_SDIO_D3"; // GPIO_035
|
|
+};
|
|
+
|
|
+&gio_aon {
|
|
+ gpio-line-names =
|
|
+ "RP1_SDA", // AON_GPIO_00
|
|
+ "RP1_SCL", // AON_GPIO_01
|
|
+ "RP1_RUN", // AON_GPIO_02
|
|
+ "SD_IOVDD_SEL", // AON_GPIO_03
|
|
+ "SD_PWR_ON", // AON_GPIO_04
|
|
+ "SD_CDET_N", // AON_GPIO_05
|
|
+ "SD_FLG_N", // AON_GPIO_06
|
|
+ "", // AON_GPIO_07
|
|
+ "2712_WAKE", // AON_GPIO_08
|
|
+ "2712_STAT_LED", // AON_GPIO_09
|
|
+ "", // AON_GPIO_10
|
|
+ "", // AON_GPIO_11
|
|
+ "PMIC_INT", // AON_GPIO_12
|
|
+ "UART_TX_FS", // AON_GPIO_13
|
|
+ "UART_RX_FS", // AON_GPIO_14
|
|
+ "", // AON_GPIO_15
|
|
+ "", // AON_GPIO_16
|
|
+
|
|
+ // Pad bank0 out to 32 entries
|
|
+ "", "", "", "", "", "", "", "", "", "", "", "", "", "", "",
|
|
+
|
|
+ "HDMI0_SCL", // AON_SGPIO_00
|
|
+ "HDMI0_SDA", // AON_SGPIO_01
|
|
+ "HDMI1_SCL", // AON_SGPIO_02
|
|
+ "HDMI1_SDA", // AON_SGPIO_03
|
|
+ "PMIC_SCL", // AON_SGPIO_04
|
|
+ "PMIC_SDA"; // AON_SGPIO_05
|
|
+};
|
|
+
|
|
+&rp1_gpio {
|
|
+ gpio-line-names =
|
|
+ "ID_SDA", // GPIO0
|
|
+ "ID_SCL", // GPIO1
|
|
+ "GPIO2", // GPIO2
|
|
+ "GPIO3", // GPIO3
|
|
+ "GPIO4", // GPIO4
|
|
+ "GPIO5", // GPIO5
|
|
+ "GPIO6", // GPIO6
|
|
+ "GPIO7", // GPIO7
|
|
+ "GPIO8", // GPIO8
|
|
+ "GPIO9", // GPIO9
|
|
+ "GPIO10", // GPIO10
|
|
+ "GPIO11", // GPIO11
|
|
+ "GPIO12", // GPIO12
|
|
+ "GPIO13", // GPIO13
|
|
+ "GPIO14", // GPIO14
|
|
+ "GPIO15", // GPIO15
|
|
+ "GPIO16", // GPIO16
|
|
+ "GPIO17", // GPIO17
|
|
+ "GPIO18", // GPIO18
|
|
+ "GPIO19", // GPIO19
|
|
+ "GPIO20", // GPIO20
|
|
+ "GPIO21", // GPIO21
|
|
+ "GPIO22", // GPIO22
|
|
+ "GPIO23", // GPIO23
|
|
+ "GPIO24", // GPIO24
|
|
+ "GPIO25", // GPIO25
|
|
+ "GPIO26", // GPIO26
|
|
+ "GPIO27", // GPIO27
|
|
+
|
|
+ "PCIE_RP1_WAKE", // GPIO28
|
|
+ "-", // GPIO29
|
|
+ "HOST_SDA", // GPIO30
|
|
+ "HOST_SCL", // GPIO31
|
|
+ "ETH_RST_N", // GPIO32
|
|
+ "PCIE_DET_WAKE", // GPIO33
|
|
+
|
|
+ "-", // GPIO34
|
|
+ "-", // GPIO35
|
|
+ "RP1_PCIE_CLKREQ_N", // GPIO36
|
|
+ "-", // GPIO37
|
|
+ "-", // GPIO38
|
|
+ "-", // GPIO39
|
|
+ "CD1_SDA", // GPIO40
|
|
+ "CD1_SCL", // GPIO41
|
|
+ "USB_VBUS_EN", // GPIO42
|
|
+ "USB_OC_N", // GPIO43
|
|
+ "RP1_STAT_LED", // GPIO44
|
|
+ "-", // GPIO45
|
|
+ "-", // GPIO46
|
|
+ "HOST_WAKE", // GPIO47
|
|
+ "-", // GPIO48
|
|
+ "EN_MAX_USB_CUR", // GPIO49
|
|
+ "-", // GPIO50
|
|
+ "-", // GPIO51
|
|
+ "-", // GPIO52
|
|
+ "-"; // GPIO53
|
|
+};
|