2021-01-09 05:31:53 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0-or-later
|
|
|
|
|
|
|
|
#include "rtl838x.dtsi"
|
|
|
|
|
|
|
|
#include <dt-bindings/input/input.h>
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
|
|
|
|
|
|
/ {
|
|
|
|
compatible = "realtek,rtl838x-soc";
|
|
|
|
|
|
|
|
memory@0 {
|
|
|
|
device_type = "memory";
|
|
|
|
reg = <0x0 0x8000000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
keys {
|
2021-11-26 21:10:24 +00:00
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinmux_disable_sys_led>;
|
|
|
|
|
2021-06-26 03:29:24 +00:00
|
|
|
compatible = "gpio-keys";
|
2021-01-09 05:31:53 +00:00
|
|
|
|
|
|
|
mode {
|
|
|
|
label = "reset";
|
2021-05-08 08:51:29 +00:00
|
|
|
gpios = <&gpio0 0 GPIO_ACTIVE_LOW>;
|
2021-01-09 05:31:53 +00:00
|
|
|
linux,code = <KEY_RESTART>;
|
|
|
|
};
|
|
|
|
};
|
2021-11-25 05:41:59 +00:00
|
|
|
|
|
|
|
gpio-restart {
|
|
|
|
compatible = "gpio-restart";
|
|
|
|
gpios = <&gpio0 13 GPIO_ACTIVE_LOW>;
|
|
|
|
open-source;
|
|
|
|
};
|
2021-11-25 05:50:09 +00:00
|
|
|
|
2022-02-20 15:25:42 +00:00
|
|
|
gpio1: rtl8231-gpio {
|
|
|
|
compatible = "realtek,rtl8231-gpio";
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-controller;
|
|
|
|
indirect-access-bus-id = <31>;
|
|
|
|
};
|
2021-01-09 05:31:53 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
ðernet0 {
|
|
|
|
mdio: mdio-bus {
|
|
|
|
compatible = "realtek,rtl838x-mdio";
|
|
|
|
regmap = <ðernet0>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
INTERNAL_PHY(8)
|
|
|
|
INTERNAL_PHY(9)
|
|
|
|
INTERNAL_PHY(10)
|
|
|
|
INTERNAL_PHY(11)
|
|
|
|
INTERNAL_PHY(12)
|
|
|
|
INTERNAL_PHY(13)
|
|
|
|
INTERNAL_PHY(14)
|
|
|
|
INTERNAL_PHY(15)
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&switch0 {
|
|
|
|
ports {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
SWITCH_PORT(8, 1, internal)
|
|
|
|
SWITCH_PORT(9, 2, internal)
|
|
|
|
SWITCH_PORT(10, 3, internal)
|
|
|
|
SWITCH_PORT(11, 4, internal)
|
|
|
|
SWITCH_PORT(12, 5, internal)
|
|
|
|
SWITCH_PORT(13, 6, internal)
|
|
|
|
SWITCH_PORT(14, 7, internal)
|
|
|
|
SWITCH_PORT(15, 8, internal)
|
|
|
|
|
|
|
|
port@28 {
|
|
|
|
ethernet = <ðernet0>;
|
|
|
|
reg = <28>;
|
|
|
|
phy-mode = "internal";
|
|
|
|
fixed-link {
|
|
|
|
speed = <1000>;
|
|
|
|
full-duplex;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|