2020-04-10 02:47:05 +00:00
|
|
|
From 28aa7c7f0da70b7410926ec5f5737e2b78e0cdfa Mon Sep 17 00:00:00 2001
|
|
|
|
From: Alex Marginean <alexandru.marginean@nxp.com>
|
|
|
|
Date: Thu, 18 Jul 2019 15:26:03 +0800
|
|
|
|
Subject: [PATCH] arm64: dts: ls1028a: support Felix/PF5 INTB interrupt
|
|
|
|
|
|
|
|
The INTB interrupt includes,
|
|
|
|
- PTP timestamp ready in timestamp FIFO
|
|
|
|
- TSN Preemption
|
|
|
|
|
|
|
|
Signed-off-by: Alex Marginean <alexandru.marginean@nxp.com>
|
|
|
|
Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
|
|
|
|
---
|
|
|
|
arch/arm64/boot/dts/freescale/fsl-ls1028a.dtsi | 3 ++-
|
|
|
|
1 file changed, 2 insertions(+), 1 deletion(-)
|
|
|
|
|
|
|
|
--- a/arch/arm64/boot/dts/freescale/fsl-ls1028a.dtsi
|
|
|
|
+++ b/arch/arm64/boot/dts/freescale/fsl-ls1028a.dtsi
|
2021-10-22 20:09:16 +00:00
|
|
|
@@ -730,7 +730,6 @@
|
2020-04-10 02:47:05 +00:00
|
|
|
reg = <0x01 0xf0000000 0x0 0x100000>;
|
|
|
|
#address-cells = <3>;
|
|
|
|
#size-cells = <2>;
|
|
|
|
- #interrupt-cells = <1>;
|
|
|
|
msi-parent = <&its>;
|
|
|
|
device_type = "pci";
|
|
|
|
bus-range = <0x0 0x0>;
|
2021-10-22 20:09:16 +00:00
|
|
|
@@ -783,6 +782,8 @@
|
2020-04-10 02:47:05 +00:00
|
|
|
switch@0,5 {
|
|
|
|
compatible = "mscc,felix-switch";
|
|
|
|
reg = <0x000500 0 0 0 0>;
|
|
|
|
+ /* IEP INT_B */
|
|
|
|
+ interrupts = <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
|
|
|
|
ports {
|
|
|
|
#address-cells = <1>;
|