mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-22 06:57:57 +00:00
38 lines
1.3 KiB
Diff
38 lines
1.3 KiB
Diff
|
From dd6dc0c4c1265129c229e26917bf4de1d97ff91f Mon Sep 17 00:00:00 2001
|
||
|
From: Benjamin Gaignard <benjamin.gaignard@collabora.com>
|
||
|
Date: Fri, 6 Oct 2023 08:53:34 +0200
|
||
|
Subject: [PATCH] arm64: dts: rockchip: Add AV1 decoder node to rk3588s
|
||
|
|
||
|
Add node for AV1 video decoder.
|
||
|
|
||
|
Signed-off-by: Benjamin Gaignard <benjamin.gaignard@collabora.com>
|
||
|
Reviewed-by: Sebastian Reichel <sebastian.reichel@collabora.com>
|
||
|
Link: https://lore.kernel.org/r/20231006065334.8117-1-benjamin.gaignard@collabora.com
|
||
|
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
|
||
|
---
|
||
|
arch/arm64/boot/dts/rockchip/rk3588s.dtsi | 13 +++++++++++++
|
||
|
1 file changed, 13 insertions(+)
|
||
|
|
||
|
--- a/arch/arm64/boot/dts/rockchip/rk3588s.dtsi
|
||
|
+++ b/arch/arm64/boot/dts/rockchip/rk3588s.dtsi
|
||
|
@@ -2314,6 +2314,19 @@
|
||
|
#interrupt-cells = <2>;
|
||
|
};
|
||
|
};
|
||
|
+
|
||
|
+ av1d: video-codec@fdc70000 {
|
||
|
+ compatible = "rockchip,rk3588-av1-vpu";
|
||
|
+ reg = <0x0 0xfdc70000 0x0 0x800>;
|
||
|
+ interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH 0>;
|
||
|
+ interrupt-names = "vdpu";
|
||
|
+ assigned-clocks = <&cru ACLK_AV1>, <&cru PCLK_AV1>;
|
||
|
+ assigned-clock-rates = <400000000>, <400000000>;
|
||
|
+ clocks = <&cru ACLK_AV1>, <&cru PCLK_AV1>;
|
||
|
+ clock-names = "aclk", "hclk";
|
||
|
+ power-domains = <&power RK3588_PD_AV1>;
|
||
|
+ resets = <&cru SRST_A_AV1>, <&cru SRST_P_AV1>, <&cru SRST_A_AV1_BIU>, <&cru SRST_P_AV1_BIU>;
|
||
|
+ };
|
||
|
};
|
||
|
|
||
|
#include "rk3588s-pinctrl.dtsi"
|