mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-26 00:41:17 +00:00
52 lines
2.1 KiB
Diff
52 lines
2.1 KiB
Diff
|
From 60eedf7a9512683e2a8a998863cc5942e9dbdae5 Mon Sep 17 00:00:00 2001
|
||
|
|
From: Minghuan Lian <Minghuan.Lian@nxp.com>
|
||
|
|
Date: Tue, 17 Jan 2017 17:32:39 +0800
|
||
|
|
Subject: [PATCH 08/13] arm64: dts: ls1043a: share all MSIs
|
||
|
|
|
||
|
|
Cherry-pick patchwork patch.
|
||
|
|
|
||
|
|
In order to maximize the use of MSI, a PCIe controller will share
|
||
|
|
all MSI controllers. The patch changes "msi-parent" to refer to all
|
||
|
|
MSI controller dts nodes.
|
||
|
|
|
||
|
|
Signed-off-by: Minghuan Lian <Minghuan.Lian@nxp.com>
|
||
|
|
Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
|
||
|
|
---
|
||
|
|
arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi | 6 +++---
|
||
|
|
1 file changed, 3 insertions(+), 3 deletions(-)
|
||
|
|
|
||
|
|
diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
|
||
|
|
index e51a6cb..92d18c5 100644
|
||
|
|
--- a/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
|
||
|
|
+++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
|
||
|
|
@@ -1033,7 +1033,7 @@
|
||
|
|
bus-range = <0x0 0xff>;
|
||
|
|
ranges = <0x81000000 0x0 0x00000000 0x40 0x00010000 0x0 0x00010000 /* downstream I/O */
|
||
|
|
0x82000000 0x0 0x40000000 0x40 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
|
||
|
|
- msi-parent = <&msi1>;
|
||
|
|
+ msi-parent = <&msi1>, <&msi2>, <&msi3>;
|
||
|
|
#interrupt-cells = <1>;
|
||
|
|
interrupt-map-mask = <0 0 0 7>;
|
||
|
|
interrupt-map = <0000 0 0 1 &gic 0 110 0x4>,
|
||
|
|
@@ -1058,7 +1058,7 @@
|
||
|
|
bus-range = <0x0 0xff>;
|
||
|
|
ranges = <0x81000000 0x0 0x00000000 0x48 0x00010000 0x0 0x00010000 /* downstream I/O */
|
||
|
|
0x82000000 0x0 0x40000000 0x48 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
|
||
|
|
- msi-parent = <&msi2>;
|
||
|
|
+ msi-parent = <&msi1>, <&msi2>, <&msi3>;
|
||
|
|
#interrupt-cells = <1>;
|
||
|
|
interrupt-map-mask = <0 0 0 7>;
|
||
|
|
interrupt-map = <0000 0 0 1 &gic 0 120 0x4>,
|
||
|
|
@@ -1083,7 +1083,7 @@
|
||
|
|
bus-range = <0x0 0xff>;
|
||
|
|
ranges = <0x81000000 0x0 0x00000000 0x50 0x00010000 0x0 0x00010000 /* downstream I/O */
|
||
|
|
0x82000000 0x0 0x40000000 0x50 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
|
||
|
|
- msi-parent = <&msi3>;
|
||
|
|
+ msi-parent = <&msi1>, <&msi2>, <&msi3>;
|
||
|
|
#interrupt-cells = <1>;
|
||
|
|
interrupt-map-mask = <0 0 0 7>;
|
||
|
|
interrupt-map = <0000 0 0 1 &gic 0 154 0x4>,
|
||
|
|
--
|
||
|
|
2.1.0.27.g96db324
|
||
|
|
|