mirror of
https://github.com/open-sdr/openwifi.git
synced 2024-12-23 15:32:41 +00:00
Add FPGA internal loopback inline.
This commit is contained in:
parent
a4916c0701
commit
d0d5556d26
@ -42,6 +42,7 @@ This makes the IQ sample, WiFi packet and CSI self loopback test possible. Readi
|
|||||||
./sdrctl dev sdr0 set reg xpu 1 1
|
./sdrctl dev sdr0 set reg xpu 1 1
|
||||||
# Set the loopback mode to over-the-air
|
# Set the loopback mode to over-the-air
|
||||||
./side_ch_ctl wh5h0
|
./side_ch_ctl wh5h0
|
||||||
|
(./side_ch_ctl wh5h4 for FPGA internal loopback)
|
||||||
# Relay the FPGA IQ capture to the host computer that will show the captured IQ later on)
|
# Relay the FPGA IQ capture to the host computer that will show the captured IQ later on)
|
||||||
./side_ch_ctl g0
|
./side_ch_ctl g0
|
||||||
```
|
```
|
||||||
|
Loading…
Reference in New Issue
Block a user