mirror of
https://github.com/genodelabs/genode.git
synced 2024-12-29 01:58:55 +00:00
6106e64aac
This commit moves the headers residing in `repos/base/include/spec/*/drivers` to `repos/base/include/drivers/defs` or repos/base/include/drivers/uart` respectively. The first one contains definitions about board-specific MMIO iand RAM addresses, or IRQ lines. While the latter contains device driver code for UART devices. Those definitions are used by driver implementations in `repos/base-hw`, `repos/os`, and `repos/dde-linux`, which now need to include them more explicitely. This work is a step in the direction of reducing 'SPEC' identifiers overall. Ref #2403
69 lines
1.6 KiB
C++
69 lines
1.6 KiB
C++
/*
|
|
* \brief MMIO and IRQ definitions of the Wandboard Quad
|
|
* \author Nikolay Golikov <nik@ksyslabs.org>
|
|
* \author Josef Soentgen
|
|
* \author Martin Stein
|
|
* \date 2014-02-25
|
|
*/
|
|
|
|
/*
|
|
* Copyright (C) 2014-2016 Ksys Labs LLC
|
|
* Copyright (C) 2014-2017 Genode Labs GmbH
|
|
*
|
|
* This file is part of the Genode OS framework, which is distributed
|
|
* under the terms of the GNU Affero General Public License version 3.
|
|
*/
|
|
|
|
#ifndef _INCLUDE__DRIVERS__DEFS__WAND_QUAD_H_
|
|
#define _INCLUDE__DRIVERS__DEFS__WAND_QUAD_H_
|
|
|
|
namespace Wand_quad {
|
|
enum {
|
|
/* normal RAM */
|
|
RAM0_BASE = 0x10000000,
|
|
RAM0_SIZE = 0x80000000,
|
|
|
|
/* device IO memory */
|
|
MMIO_BASE = 0x00000000,
|
|
MMIO_SIZE = 0x10000000,
|
|
|
|
UART_1_IRQ = 58,
|
|
UART_1_MMIO_BASE = 0x02020000,
|
|
UART_1_MMIO_SIZE = 0x00004000,
|
|
|
|
/* SD host controller */
|
|
SDHC_IRQ = 54,
|
|
SDHC_MMIO_BASE = 0x02190000,
|
|
SDHC_MMIO_SIZE = 0x00004000,
|
|
|
|
/* timer */
|
|
EPIT_2_IRQ = 89,
|
|
EPIT_2_MMIO_BASE = 0x020d4000,
|
|
EPIT_2_MMIO_SIZE = 0x00004000,
|
|
|
|
/* ARM IP Bus control */
|
|
AIPS_1_MMIO_BASE = 0x0207c000,
|
|
AIPS_1_MMIO_SIZE = 0x00004000,
|
|
AIPS_2_MMIO_BASE = 0x0217c000,
|
|
AIPS_2_MMIO_SIZE = 0x00004000,
|
|
|
|
/* CPU */
|
|
CORTEX_A9_PRIVATE_MEM_BASE = 0x00a00000,
|
|
CORTEX_A9_PRIVATE_MEM_SIZE = 0x00002000,
|
|
CORTEX_A9_PRIVATE_TIMER_CLK = 395037500,
|
|
CORTEX_A9_PRIVATE_TIMER_DIV = 170,
|
|
|
|
/* L2 cache controller */
|
|
PL310_MMIO_BASE = 0x00a02000,
|
|
PL310_MMIO_SIZE = 0x00001000,
|
|
|
|
/* System reset controller */
|
|
SRC_MMIO_BASE = 0x20d8000,
|
|
|
|
/* CPU cache */
|
|
CACHE_LINE_SIZE_LOG2 = 5,
|
|
};
|
|
};
|
|
|
|
#endif /* _INCLUDE__DRIVERS__DEFS__WAND_QUAD_H_ */
|