mirror of
https://github.com/genodelabs/genode.git
synced 2024-12-19 13:47:56 +00:00
6d48b5484d
This commit fixes the following issues regarding cache maintainance under ARM: * read out I-, and D-cache line size at runtime and use the correct one * remove 'update_data_region' call from unprivileged syscalls * rename 'update_instr_region' syscall to 'cache_coherent_region' to reflect what it doing, namely make I-, and D-cache coherent * restrict 'cache_coherent_region' syscall to one page at a time * lookup the region given in a 'cache_coherent_region' syscall in the page-table of the PD to prevent machine exceptions in the kernel * only clean D-cache lines, do not invalidate them when pages where added on Cortex-A8 and ARMv6 (MMU sees phys. memory here) * remove unused code relicts of cache maintainance In addition it introduces per architecture memory clearance functions used by core, when preparing new dataspaces. Thereby, it optimizes: * on ARMv7 using per-word assignments * on ARMv8 using cacheline zeroing * on x86_64 using 'rept stosq' assembler instruction Fix #3685 |
||
|---|---|---|
| .. | ||
| arm | ||
| arm_64 | ||
| arm_v6 | ||
| arm_v7 | ||
| arm_v8 | ||
| cortex_a8 | ||
| cortex_a9 | ||
| cortex_a15 | ||
| exynos5 | ||
| muen | ||
| riscv | ||
| x86_64 | ||
| zynq | ||