ExternalVendorCode/genode
1
0
Fork 0
mirror of https://github.com/genodelabs/genode.git synced 2024-12-24 07:46:42 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
80eddd8731
genode/repos/base/include/spec/pbxa9/drivers/board_base.h

97 lines
2.1 KiB
C
Raw Normal View History

Defs for the boards, supported by 'base-hw'
2012-05-24 10:52:45 +00:00
/**
* \brief Driver for the Realview PBXA9 board
* \author Martin stein
* \date 2011-11-03
*/
/*
Adjust file headers to refer to the AGPLv3
2017-02-20 12:23:52 +00:00
* Copyright (C) 2011-2017 Genode Labs GmbH
Defs for the boards, supported by 'base-hw'
2012-05-24 10:52:45 +00:00
*
* This file is part of the Genode OS framework, which is distributed
Adjust file headers to refer to the AGPLv3
2017-02-20 12:23:52 +00:00
* under the terms of the GNU Affero General Public License version 3.
Defs for the boards, supported by 'base-hw'
2012-05-24 10:52:45 +00:00
*/
Introduce 'spec' subdirectories to outline aspects Instead of holding SPEC-variable dependent files and directories inline within the repository structure, move them into 'spec' subdirectories at the corresponding levels, e.g.: repos/base/include/spec repos/base/mk/spec repos/base/lib/mk/spec repos/base/src/core/spec ... Moreover, this commit removes the 'platform' directories. That term was used in an overloaded sense. All SPEC-relative 'platform' directories are now named 'spec'. Other files, like for instance those related to the kernel/architecture specific startup library, where moved from 'platform' directories to explicit, more meaningful places like e.g.: 'src/lib/startup'. Fix #1673
2015-09-03 12:55:05 +00:00
#ifndef _INCLUDE__SPEC__PBXA9__DRIVERS__BOARD_BASE_H_
#define _INCLUDE__SPEC__PBXA9__DRIVERS__BOARD_BASE_H_
Defs for the boards, supported by 'base-hw'
2012-05-24 10:52:45 +00:00
base,os: Coding-style unification Fixes #1432
2015-03-04 20:12:14 +00:00
namespace Genode { struct Board_base; }
/**
* Driver for the Realview PBXA9 board
*/
struct Genode::Board_base
Defs for the boards, supported by 'base-hw'
2012-05-24 10:52:45 +00:00
{
base,os: Coding-style unification Fixes #1432
2015-03-04 20:12:14 +00:00
enum {
/* normal RAM */
RAM_0_BASE = 0x70000000,
RAM_0_SIZE = 0x20000000,
RAM_1_BASE = 0x20000000,
RAM_1_SIZE = 0x10000000,
/* device IO memory */
MMIO_0_BASE = 0x10000000,
MMIO_0_SIZE = 0x10000000,
MMIO_1_BASE = 0x4e000000,
MMIO_1_SIZE = 0x01000000,
NORTHBRIDGE_AHB_BASE = 0x10020000,
NORTHBRIDGE_AHB_SIZE = 768*1024,
/* southbridge */
SOUTHBRIDGE_APB_BASE = 0x10000000,
SOUTHBRIDGE_APB_SIZE = 128*1024,
/* clocks */
OSC_6_CLOCK = 24*1000*1000,
hw: enable SMP for ARM Cortex A9 This commit enables multi-processing for all Cortex A9 SoCs we currently support. Moreover, it thereby enables the L2 cache for i.MX6 that was not enabled until now. However, the QEMU variants hw_pbxa9 and hw_zynq still only use 1 core, because the busy cpu synchronization used when initializing multiple Cortex A9 cores leads to horrible boot times on QEMU. During this work the CPU initialization in general was reworked. From now on lots of hardware specifics were put into the 'spec' specific files, some generic hook functions and abstractions thereby were eliminated. This results to more lean implementations for instance on non-SMP platforms, or in the x86 case where cache maintainance is a non-issue. Due to the fact that memory/cache coherency and SMP are closely coupled on ARM Cortex A9 this commit combines so different aspects. Fix #1312 Fix #1807
2016-01-11 10:02:52 +00:00
/* system controller */
SYSTEM_CONTROL_MMIO_BASE = 0x10000000,
base,os: Coding-style unification Fixes #1432
2015-03-04 20:12:14 +00:00
/* CPU */
CORTEX_A9_PRIVATE_TIMER_CLK = 100000000,
hw: use kernel timer for timer driver * Adds public timeout syscalls to kernel API * Kernel::timeout installs a timeout and binds a signal context to it that shall trigger once the timeout expired * With Kernel::timeout_max_us, one can get the maximum installable timeout * Kernel::timeout_age_us returns the time that has passed since the calling threads last timeout installation * Removes all device specific back-ends for the base-hw timer driver and implements a generic back-end taht uses the kernel timeout API * Adds assertions about the kernel timer frequency that originate from the requirements of the the kernel timeout API and adjusts all timers accordingly by using the their internal dividers * Introduces the Kernel::Clock class. As member of each Kernel::Cpu object it combines the management of the timer of the CPU with a timeout scheduler. Not only the timeout API uses the timeout scheduler but also the CPUs job scheduler for installing scheduling timeouts. * Introduces the Kernel::time_t type for timer tic values and values inherited from timer tics (like microseconds). Fixes #1972
2016-05-18 10:20:04 +00:00
CORTEX_A9_PRIVATE_TIMER_DIV = 100,
base,os: Coding-style unification Fixes #1432
2015-03-04 20:12:14 +00:00
CORTEX_A9_PRIVATE_MEM_BASE = 0x1f000000,
hw: enable SMP for ARM Cortex A9 This commit enables multi-processing for all Cortex A9 SoCs we currently support. Moreover, it thereby enables the L2 cache for i.MX6 that was not enabled until now. However, the QEMU variants hw_pbxa9 and hw_zynq still only use 1 core, because the busy cpu synchronization used when initializing multiple Cortex A9 cores leads to horrible boot times on QEMU. During this work the CPU initialization in general was reworked. From now on lots of hardware specifics were put into the 'spec' specific files, some generic hook functions and abstractions thereby were eliminated. This results to more lean implementations for instance on non-SMP platforms, or in the x86 case where cache maintainance is a non-issue. Due to the fact that memory/cache coherency and SMP are closely coupled on ARM Cortex A9 this commit combines so different aspects. Fix #1312 Fix #1807
2016-01-11 10:02:52 +00:00
CORTEX_A9_PRIVATE_MEM_SIZE = 0x2000,
/* L2 cache controller */
PL310_MMIO_BASE = 0x1f002000,
PL310_MMIO_SIZE = 0x00001000,
base,os: Coding-style unification Fixes #1432
2015-03-04 20:12:14 +00:00
/* UART */
PL011_0_MMIO_BASE = 0x10009000,
PL011_0_MMIO_SIZE = 0x00001000,
PL011_0_CLOCK = OSC_6_CLOCK,
PL011_0_IRQ = 44,
PL011_1_IRQ = 45,
PL011_2_IRQ = 46,
PL011_3_IRQ = 47,
/* timer */
SP804_0_1_MMIO_BASE = 0x10011000,
SP804_0_1_MMIO_SIZE = 0x00001000,
SP804_0_1_IRQ = 36,
SP804_0_1_CLOCK = 1000*1000,
/* keyboard & mouse */
KMI_0_IRQ = 52,
KMI_1_IRQ = 53,
/* LAN */
ETHERNET_IRQ = 60,
/* SD card */
PL180_IRQ_0 = 49,
PL180_IRQ_1 = 50,
/* CPU cache */
CACHE_LINE_SIZE_LOG2 = 2, /* FIXME get correct value from board spec */
/* wether board provides security extension */
SECURITY_EXTENSION = 0,
Defs for the boards, supported by 'base-hw'
2012-05-24 10:52:45 +00:00
};
base,os: Coding-style unification Fixes #1432
2015-03-04 20:12:14 +00:00
};
Defs for the boards, supported by 'base-hw'
2012-05-24 10:52:45 +00:00
Introduce 'spec' subdirectories to outline aspects Instead of holding SPEC-variable dependent files and directories inline within the repository structure, move them into 'spec' subdirectories at the corresponding levels, e.g.: repos/base/include/spec repos/base/mk/spec repos/base/lib/mk/spec repos/base/src/core/spec ... Moreover, this commit removes the 'platform' directories. That term was used in an overloaded sense. All SPEC-relative 'platform' directories are now named 'spec'. Other files, like for instance those related to the kernel/architecture specific startup library, where moved from 'platform' directories to explicit, more meaningful places like e.g.: 'src/lib/startup'. Fix #1673
2015-09-03 12:55:05 +00:00
#endif /* _INCLUDE__SPEC__PBXA9__DRIVERS__BOARD_BASE_H_ */
Reference in New Issue Copy Permalink