ExternalVendorCode/corda
1
0
Fork 0
mirror of https://github.com/corda/corda.git synced 2025-01-09 22:42:40 +00:00
Code Issues Actions 2 Packages Projects Releases Wiki Activity

enable SSE<->GPR moves when size matches word size

Browse Source
This commit is contained in:
Joel Dice 2009-10-10 22:27:35 +00:00
parent 78d9e51b7e
commit 38bf29300f
3 changed files with 11 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/assembler.h
View File

@ -364,7 +364,8 @@ class Assembler {
unsigned bSize, uint8_t* bTypeMask, uint64_t* bRegisterMask) = 0; unsigned bSize, uint8_t* bTypeMask, uint64_t* bRegisterMask) = 0;
virtual void planMove virtual void planMove
(uint8_t srcTypeMask, uint64_t srcRegisterMask, (unsigned size,
uint8_t srcTypeMask, uint64_t srcRegisterMask,
uint8_t dstTypeMask, uint64_t dstRegisterMask, uint8_t dstTypeMask, uint64_t dstRegisterMask,
uint8_t* tmpTypeMask, uint64_t* tmpRegisterMask) = 0; uint8_t* tmpTypeMask, uint64_t* tmpRegisterMask) = 0;

3
src/compiler.cpp
View File

@ -2520,7 +2520,8 @@ move(Context* c, Value* value, Site* src, Site* dst)
uint8_t tmpTypeMask; uint8_t tmpTypeMask;
uint64_t tmpRegisterMask; uint64_t tmpRegisterMask;
c->arch->planMove c->arch->planMove
(1 << src->type(c), src->registerMask(c), (value->nextWord == value ? BytesPerWord : 8,
1 << src->type(c), src->registerMask(c),
1 << dst->type(c), dst->registerMask(c), 1 << dst->type(c), dst->registerMask(c),
&tmpTypeMask, &tmpRegisterMask); &tmpTypeMask, &tmpRegisterMask);

11
src/x86.cpp
View File

@ -3024,7 +3024,8 @@ class MyArchitecture: public Assembler::Architecture {
} }
virtual void planMove virtual void planMove
(uint8_t srcTypeMask, uint64_t srcRegisterMask, (unsigned size,
uint8_t srcTypeMask, uint64_t srcRegisterMask,
uint8_t dstTypeMask, uint64_t dstRegisterMask, uint8_t dstTypeMask, uint64_t dstRegisterMask,
uint8_t* tmpTypeMask, uint64_t* tmpRegisterMask) uint8_t* tmpTypeMask, uint64_t* tmpRegisterMask)
{ {
@ -3040,10 +3041,12 @@ class MyArchitecture: public Assembler::Architecture {
| (static_cast<uint64_t>(GeneralRegisterMask) << 32); | (static_cast<uint64_t>(GeneralRegisterMask) << 32);
} else if (dstTypeMask & (1 << RegisterOperand)) { } else if (dstTypeMask & (1 << RegisterOperand)) {
if (srcTypeMask & (1 << RegisterOperand)) { if (srcTypeMask & (1 << RegisterOperand)) {
if (((dstRegisterMask & FloatRegisterMask) == 0) if (size != BytesPerWord
xor ((srcRegisterMask & FloatRegisterMask) == 0)) and (((dstRegisterMask & FloatRegisterMask) == 0)
xor ((srcRegisterMask & FloatRegisterMask) == 0)))
{ {
// can't move directly from FPR to GPR or vice-versa // can't move directly from FPR to GPR or vice-versa for
// values larger than the GPR size
*tmpTypeMask = (1 << MemoryOperand); *tmpTypeMask = (1 << MemoryOperand);
*tmpRegisterMask = 0; *tmpRegisterMask = 0;
} }