mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-27 01:11:14 +00:00
fb2c6e9d4d
Removed because they are upstream: generic/backport-5.15/704-15-v5.19-net-mtk_eth_soc-move-MAC_MCR-setting-to-mac_finish.patch https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git/commit/?h=linux-5.15.y&id=c5c0760adc260d55265c086b9efb350ea6dda38b generic/pending-5.15/735-net-mediatek-mtk_eth_soc-release-MAC_MCR_FORCE_LINK-.patch https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git/commit/?h=linux-5.15.y&id=448cc8b5f743985f6d1d98aa4efb386fef4c3bf2 generic/pending-5.15/736-net-ethernet-mtk_eth_soc-fix-PPE-hanging-issue.patch https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git/commit/?h=linux-5.15.y&id=9fcadd125044007351905d40c405fadc2d3bb6d6 Add new configuration symbols for tegra target. Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
36 lines
1.1 KiB
Diff
36 lines
1.1 KiB
Diff
From 47513f6dd93b5b7d91143219c2c1fb883664ed13 Mon Sep 17 00:00:00 2001
|
|
From: =?UTF-8?q?Rafa=C5=82=20Mi=C5=82ecki?= <rafal@milecki.pl>
|
|
Date: Wed, 9 Feb 2022 21:14:17 +0100
|
|
Subject: [PATCH] arm64: dts: broadcom: bcm4908: add watchdog block
|
|
MIME-Version: 1.0
|
|
Content-Type: text/plain; charset=UTF-8
|
|
Content-Transfer-Encoding: 8bit
|
|
|
|
BCM4908 has the same watchdog as BCM63xx devices. Use "brcm,bcm6345-wdt"
|
|
binding which matches the first SoC with that block.
|
|
|
|
Signed-off-by: Rafał Miłecki <rafal@milecki.pl>
|
|
Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
|
|
---
|
|
arch/arm64/boot/dts/broadcom/bcmbca/bcm4908.dtsi | 9 +++++++++
|
|
1 file changed, 9 insertions(+)
|
|
|
|
--- a/arch/arm64/boot/dts/broadcom/bcmbca/bcm4908.dtsi
|
|
+++ b/arch/arm64/boot/dts/broadcom/bcmbca/bcm4908.dtsi
|
|
@@ -275,6 +275,15 @@
|
|
twd: timer-mfd@400 {
|
|
compatible = "brcm,bcm4908-twd", "simple-mfd", "syscon";
|
|
reg = <0x400 0x4c>;
|
|
+ ranges = <0x0 0x400 0x4c>;
|
|
+
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <1>;
|
|
+
|
|
+ watchdog@28 {
|
|
+ compatible = "brcm,bcm6345-wdt";
|
|
+ reg = <0x28 0x8>;
|
|
+ };
|
|
};
|
|
|
|
gpio0: gpio-controller@500 {
|