mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-26 00:41:17 +00:00
4204d70d7a
This creates a shared DTSI for ar724x Senao/Engenius APs: - ENH202 v1 - EAP350 v1 - ECB350 v1 Since ar7240/ar7242 have different configuration, this new file mostly contains the partitioning. Suggested-by: Michael Pratt <mcpratt@pm.me> Signed-off-by: Adrian Schmutzler <freifunk@adrianschmutzler.de>
95 lines
1.6 KiB
Plaintext
95 lines
1.6 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
|
|
#include "ar7240.dtsi"
|
|
#include "ar724x_senao_loader.dtsi"
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/input/input.h>
|
|
|
|
/ {
|
|
compatible = "engenius,enh202-v1", "qca,ar7240";
|
|
model = "EnGenius ENH202 v1";
|
|
|
|
aliases {
|
|
led-boot = &led_rssihigh;
|
|
led-failsafe = &led_rssihigh;
|
|
led-running = &led_rssihigh;
|
|
led-upgrade = &led_rssihigh;
|
|
};
|
|
|
|
keys {
|
|
compatible = "gpio-keys";
|
|
|
|
reset {
|
|
label = "reset";
|
|
linux,code = <KEY_RESTART>;
|
|
gpios = <&gpio 1 GPIO_ACTIVE_LOW>;
|
|
debounce-interval = <60>;
|
|
};
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&jtag_disable_pins &switch_led_disable_pins &clks_disable_pins>;
|
|
|
|
rssilow {
|
|
label = "red:rssilow";
|
|
gpios = <&gpio 14 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
rssimedium {
|
|
label = "amber:rssimedium";
|
|
gpios = <&gpio 15 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
led_rssihigh: rssihigh {
|
|
label = "green:rssihigh";
|
|
gpios = <&gpio 13 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
lan {
|
|
label = "amber:lan";
|
|
gpios = <&gpio 16 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
wan {
|
|
label = "green:wan";
|
|
gpios = <&gpio 17 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
|
|
ath9k-leds {
|
|
compatible = "gpio-leds";
|
|
|
|
wlan {
|
|
label = "green:wlan";
|
|
gpios = <&ath9k 1 GPIO_ACTIVE_LOW>;
|
|
linux,default-trigger = "phy0tpt";
|
|
};
|
|
};
|
|
};
|
|
|
|
ð0 {
|
|
mtd-mac-address = <&art 0x0>;
|
|
};
|
|
|
|
ð1 {
|
|
status = "okay";
|
|
|
|
mtd-mac-address = <&art 0x0>;
|
|
};
|
|
|
|
&pcie {
|
|
status = "okay";
|
|
|
|
ath9k: wifi@0,0 {
|
|
compatible = "pci168c,002a";
|
|
reg = <0x0000 0 0 0 0>;
|
|
qca,no-eeprom;
|
|
#gpio-cells = <2>;
|
|
gpio-controller;
|
|
};
|
|
};
|