mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-27 09:12:39 +00:00
b4c02c9998
Removed upstreamed patches:
generic/pending-5.4
445-mtd-spinand-gigadevice-Only-one-dummy-byte-in-QUA.patch
446-mtd-spinand-gigadevice-Add-QE-Bit.patch
pistachio/patches-5.4
150-pwm-img-Fix-null-pointer-access-in-probe.patch
Manually rebased:
layerscape/patches-5.4
801-audio-0011-Revert-ASoC-fsl_sai-add-of_match-data.patch
801-audio-0039-MLK-16224-6-ASoC-fsl_sai-fix-DSD-suspend-resume.patch
801-audio-0073-MLK-21957-3-ASoC-fsl_sai-add-bitcount-and-timestamp-.patch
820-usb-0009-usb-dwc3-Add-workaround-for-host-mode-VBUS-glitch-wh.patch
All modifications made by update_kernel.sh
Build system: x86_64
Build-tested: ipq806x/R7800, ath79/generic, bcm27xx/bcm2711,
mvebu (mamba, rango), x86_64, ramips/mt7621
Run-tested: ipq806x/R7800, mvebu (mamba, rango), x86_64, ramips (RT-AC57U)
No dmesg regressions, everything functional
Signed-off-by: John Audia <graysky@archlinux.us>
[alter 820-usb-0009-usb-dwc3-Add-workaround-for-host-mode-VBUS-glitch-wh]
Signed-off-by: Adrian Schmutzler <freifunk@adrianschmutzler.de>
29 lines
967 B
Diff
29 lines
967 B
Diff
From e89355ed8ddefc68e33a754fe8be067cee54ce62 Mon Sep 17 00:00:00 2001
|
|
From: Daniel Baluta <daniel.baluta@nxp.com>
|
|
Date: Wed, 19 Jun 2019 19:50:31 +0300
|
|
Subject: [PATCH] ASoC: fsl_sai: Mark cache dirty at resume
|
|
|
|
This is needed so that at resume will restore the
|
|
correct SAI registers.
|
|
|
|
Looks like the call to regcache_mark_dirty was missed when
|
|
porting commit 760bd6187413e37c8 ("MLK-15960-2: ASoC: fsl_sai: refine
|
|
the pm runtime function")
|
|
|
|
Signed-off-by: Daniel Baluta <daniel.baluta@nxp.com>
|
|
---
|
|
sound/soc/fsl/fsl_sai.c | 2 ++
|
|
1 file changed, 2 insertions(+)
|
|
|
|
--- a/sound/soc/fsl/fsl_sai.c
|
|
+++ b/sound/soc/fsl/fsl_sai.c
|
|
@@ -1617,6 +1617,8 @@ static int fsl_sai_runtime_resume(struct
|
|
PM_QOS_CPU_DMA_LATENCY, 0);
|
|
|
|
regcache_cache_only(sai->regmap, false);
|
|
+ regcache_mark_dirty(sai->regmap);
|
|
+
|
|
regmap_write(sai->regmap, FSL_SAI_TCSR(offset), FSL_SAI_CSR_SR);
|
|
regmap_write(sai->regmap, FSL_SAI_RCSR(offset), FSL_SAI_CSR_SR);
|
|
usleep_range(1000, 2000);
|