mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-21 06:33:41 +00:00
daaa0c1b25
With upstream accepted "mac-base" binding there is no need for a downstream "mac-address-ascii" workaround anymore. Signed-off-by: Rafał Miłecki <rafal@milecki.pl>
162 lines
2.9 KiB
Plaintext
162 lines
2.9 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
|
|
#include "qca956x.dtsi"
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/input/input.h>
|
|
|
|
/ {
|
|
keys {
|
|
compatible = "gpio-keys";
|
|
|
|
wps {
|
|
label = "wps";
|
|
linux,code = <KEY_WPS_BUTTON>;
|
|
gpios = <&gpio 1 GPIO_ACTIVE_LOW>;
|
|
debounce-interval = <60>;
|
|
};
|
|
|
|
reset {
|
|
label = "reset";
|
|
linux,code = <KEY_RESTART>;
|
|
gpios = <&gpio 2 GPIO_ACTIVE_LOW>;
|
|
debounce-interval = <60>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&pcie {
|
|
status = "okay";
|
|
|
|
ath10k: wifi@0,0 {
|
|
compatible = "qcom,ath10k";
|
|
reg = <0x0000 0 0 0 0>;
|
|
|
|
nvmem-cells = <&calibration_ath10k>, <&macaddr_devdata_94 0>;
|
|
nvmem-cell-names = "calibration", "mac-address";
|
|
};
|
|
};
|
|
|
|
&spi {
|
|
status = "okay";
|
|
|
|
flash@0 {
|
|
compatible = "jedec,spi-nor";
|
|
reg = <0>;
|
|
spi-max-frequency = <25000000>;
|
|
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
partition@0 {
|
|
label = "bootloader";
|
|
reg = <0x000000 0x040000>;
|
|
read-only;
|
|
};
|
|
|
|
bdcfg: partition@40000 {
|
|
compatible = "u-boot,env";
|
|
label = "bdcfg";
|
|
reg = <0x040000 0x010000>;
|
|
};
|
|
|
|
partition@50000 {
|
|
label = "devdata";
|
|
reg = <0x050000 0x010000>;
|
|
read-only;
|
|
|
|
compatible = "nvmem-cells";
|
|
|
|
nvmem-layout {
|
|
compatible = "fixed-layout";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
macaddr_devdata_94: macaddr@94 {
|
|
compatible = "mac-base";
|
|
reg = <0x94 0x11>;
|
|
#nvmem-cell-cells = <1>;
|
|
};
|
|
|
|
macaddr_devdata_b0: macaddr@b0 {
|
|
compatible = "mac-base";
|
|
reg = <0xb0 0x11>;
|
|
#nvmem-cell-cells = <1>;
|
|
};
|
|
};
|
|
|
|
};
|
|
|
|
partition@60000 {
|
|
label = "devconf";
|
|
reg = <0x060000 0x010000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@70000 {
|
|
compatible = "seama";
|
|
label = "firmware";
|
|
reg = <0x070000 0xf80000>;
|
|
};
|
|
|
|
partition@ff0000 {
|
|
label = "art";
|
|
reg = <0xff0000 0x010000>;
|
|
read-only;
|
|
|
|
compatible = "nvmem-cells";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
calibration_ath9k: calibration@1000 {
|
|
reg = <0x1000 0x440>;
|
|
};
|
|
|
|
calibration_ath10k: calibration@5000 {
|
|
reg = <0x5000 0x844>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&mdio0 {
|
|
status = "okay";
|
|
|
|
phy0: ethernet-phy@0 {
|
|
reg = <0>;
|
|
phy-mode = "sgmii";
|
|
qca,mib-poll-interval = <500>;
|
|
|
|
reset-gpios = <&gpio 11 GPIO_ACTIVE_LOW>;
|
|
|
|
qca,ar8327-initvals = <
|
|
0x04 0x00080080 /* PORT0 PAD MODE CTRL */
|
|
0x10 0x81000080 /* POWER_ON_STRAP */
|
|
0x50 0xcc35cc35 /* LED_CTRL0 */
|
|
0x54 0xcb37cb37 /* LED_CTRL1 */
|
|
0x58 0x00000000 /* LED_CTRL2 */
|
|
0x5c 0x00f3cf00 /* LED_CTRL3 */
|
|
0x7c 0x0000007e /* PORT0_STATUS */
|
|
>;
|
|
};
|
|
};
|
|
|
|
ð0 {
|
|
status = "okay";
|
|
|
|
pll-data = <0x03000101 0x00000101 0x00001919>;
|
|
|
|
phy-mode = "sgmii";
|
|
phy-handle = <&phy0>;
|
|
};
|
|
|
|
&wmac {
|
|
status = "okay";
|
|
|
|
nvmem-cells = <&calibration_ath9k>, <&macaddr_devdata_b0 0>;
|
|
nvmem-cell-names = "calibration", "mac-address";
|
|
};
|