mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-28 09:39:00 +00:00
3645ac8a10
The default strength is not enough to provide stable connection
under 3.3v LDO voltage.
Fixes: 32d5921b8b ("rockchip: add Orange Pi R1 Plus LTS support")
Fixes: #13117
Fixes: #13759
Signed-off-by: Tianling Shen <cnsztl@immortalwrt.org>
34 lines
1.2 KiB
Diff
34 lines
1.2 KiB
Diff
From fc5a80a432607d05e85bba37971712405f75c546 Mon Sep 17 00:00:00 2001
|
|
From: Tianling Shen <cnsztl@gmail.com>
|
|
Date: Sat, 16 Dec 2023 12:07:23 +0800
|
|
Subject: [PATCH] arm64: dts: rockchip: configure eth pad driver strength
|
|
for orangepi r1 plus lts
|
|
|
|
The default strength is not enough to provide stable connection
|
|
under 3.3v LDO voltage.
|
|
|
|
Fixes: 387b3bbac5ea ("arm64: dts: rockchip: Add Xunlong OrangePi R1 Plus LTS")
|
|
Cc: stable@vger.kernel.org # 6.6+
|
|
Signed-off-by: Tianling Shen <cnsztl@gmail.com>
|
|
Link: https://lore.kernel.org/r/20231216040723.17864-1-cnsztl@gmail.com
|
|
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
|
|
---
|
|
arch/arm64/boot/dts/rockchip/rk3328-orangepi-r1-plus-lts.dts | 4 +++-
|
|
1 file changed, 3 insertions(+), 1 deletion(-)
|
|
|
|
--- a/arch/arm64/boot/dts/rockchip/rk3328-orangepi-r1-plus-lts.dts
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3328-orangepi-r1-plus-lts.dts
|
|
@@ -26,9 +26,11 @@
|
|
compatible = "ethernet-phy-ieee802.3-c22";
|
|
reg = <0>;
|
|
|
|
+ motorcomm,auto-sleep-disabled;
|
|
motorcomm,clk-out-frequency-hz = <125000000>;
|
|
motorcomm,keep-pll-enabled;
|
|
- motorcomm,auto-sleep-disabled;
|
|
+ motorcomm,rx-clk-drv-microamp = <5020>;
|
|
+ motorcomm,rx-data-drv-microamp = <5020>;
|
|
|
|
pinctrl-0 = <ð_phy_reset_pin>;
|
|
pinctrl-names = "default";
|