mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-26 08:51:13 +00:00
8c6f00ef4f
Refresh patches.
Remove upstreamed patches:
- backport/096-mips-math-emu-Write-protect-delay-slot-emulation-pages.patch
- pending/510-f2fs-fix-sanity_check_raw_super-on-big-endian-machines.patch
- brcm2708/950-0415-qmi_wwan-apply-SET_DTR-quirk-to-the-SIMCOM-shared-de.patch
Compile-tested: ar71xx, ath79, brcm2708/bcm27{08,10}, octeon, x86/64
Runtime-tested: ar71xx, ath79, brcm2708/bcm27{08,10}, octeon, x86/64
Signed-off-by: Stijn Tintel <stijn@linux-ipv6.be>
89 lines
2.3 KiB
Diff
89 lines
2.3 KiB
Diff
From 538bc2e4d22633d87f2e4689edfd1f313baf61ab Mon Sep 17 00:00:00 2001
|
|
From: Phil Elwell <phil@raspberrypi.org>
|
|
Date: Tue, 8 Nov 2016 21:35:38 +0000
|
|
Subject: [PATCH 014/454] spi-bcm2835: Remove unused code
|
|
|
|
---
|
|
drivers/spi/spi-bcm2835.c | 61 ---------------------------------------
|
|
1 file changed, 61 deletions(-)
|
|
|
|
--- a/drivers/spi/spi-bcm2835.c
|
|
+++ b/drivers/spi/spi-bcm2835.c
|
|
@@ -677,17 +677,8 @@ static void bcm2835_spi_set_cs(struct sp
|
|
bcm2835_wr(bs, BCM2835_SPI_CS, cs);
|
|
}
|
|
|
|
-static int chip_match_name(struct gpio_chip *chip, void *data)
|
|
-{
|
|
- return !strcmp(chip->label, data);
|
|
-}
|
|
-
|
|
static int bcm2835_spi_setup(struct spi_device *spi)
|
|
{
|
|
- int err;
|
|
- struct gpio_chip *chip;
|
|
- struct device_node *pins;
|
|
- u32 pingroup_index;
|
|
/*
|
|
* sanity checking the native-chipselects
|
|
*/
|
|
@@ -705,58 +696,6 @@ static int bcm2835_spi_setup(struct spi_
|
|
return -EINVAL;
|
|
}
|
|
|
|
-#if 0
|
|
- /* now translate native cs to GPIO */
|
|
- /* first look for chip select pins in the devices pin groups */
|
|
- for (pingroup_index = 0;
|
|
- (pins = of_parse_phandle(spi->master->dev.of_node,
|
|
- "pinctrl-0",
|
|
- pingroup_index)) != 0;
|
|
- pingroup_index++) {
|
|
- u32 pin;
|
|
- u32 pin_index;
|
|
- for (pin_index = 0;
|
|
- of_property_read_u32_index(pins,
|
|
- "brcm,pins",
|
|
- pin_index,
|
|
- &pin) == 0;
|
|
- pin_index++) {
|
|
- if (((spi->chip_select == 0) &&
|
|
- ((pin == 8) || (pin == 36) || (pin == 46))) ||
|
|
- ((spi->chip_select == 1) &&
|
|
- ((pin == 7) || (pin == 35)))) {
|
|
- spi->cs_gpio = pin;
|
|
- break;
|
|
- }
|
|
- }
|
|
- of_node_put(pins);
|
|
- }
|
|
- /* if that fails, assume GPIOs 7-11 are used */
|
|
- if (!gpio_is_valid(spi->cs_gpio) ) {
|
|
- /* get the gpio chip for the base */
|
|
- chip = gpiochip_find("pinctrl-bcm2835", chip_match_name);
|
|
- if (!chip)
|
|
- return 0;
|
|
-
|
|
- /* and calculate the real CS */
|
|
- spi->cs_gpio = chip->base + 8 - spi->chip_select;
|
|
- }
|
|
-
|
|
- /* and set up the "mode" and level */
|
|
- dev_info(&spi->dev, "setting up native-CS%i as GPIO %i\n",
|
|
- spi->chip_select, spi->cs_gpio);
|
|
-
|
|
- /* set up GPIO as output and pull to the correct level */
|
|
- err = gpio_direction_output(spi->cs_gpio,
|
|
- (spi->mode & SPI_CS_HIGH) ? 0 : 1);
|
|
- if (err) {
|
|
- dev_err(&spi->dev,
|
|
- "could not set CS%i gpio %i as output: %i",
|
|
- spi->chip_select, spi->cs_gpio, err);
|
|
- return err;
|
|
- }
|
|
-#endif
|
|
-
|
|
return 0;
|
|
}
|
|
|