mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-22 06:57:57 +00:00
628a47642c
SVN-Revision: 26355
45 lines
1.3 KiB
Diff
45 lines
1.3 KiB
Diff
From: Daniel Schwierzeck <daniel.schwierzeck@googlemail.com>
|
|
Date: Thu, 3 Mar 2011 17:15:58 +0000 (+0100)
|
|
Subject: MIPS: lantiq: Add platform data for Lantiq SoC SPI controller driver
|
|
X-Git-Url: http://nbd.name/gitweb.cgi?p=lantiq.git;a=commitdiff_plain;h=3d21b04682ae8eb1c1965aba39d1796e8c5ad84b;hp=06b420500fe98e37662837e78d8e51aead8aea81
|
|
|
|
MIPS: lantiq: Add platform data for Lantiq SoC SPI controller driver
|
|
|
|
Signed-off-by: Daniel Schwierzeck <daniel.schwierzeck@googlemail.com>
|
|
---
|
|
|
|
--- a/arch/mips/include/asm/mach-lantiq/lantiq_platform.h
|
|
+++ b/arch/mips/include/asm/mach-lantiq/lantiq_platform.h
|
|
@@ -48,4 +48,13 @@
|
|
|
|
extern int (*lqpci_plat_dev_init)(struct pci_dev *dev);
|
|
|
|
+
|
|
+struct lq_spi_platform_data {
|
|
+ u16 num_chipselect;
|
|
+};
|
|
+
|
|
+struct lq_spi_controller_data {
|
|
+ unsigned gpio;
|
|
+};
|
|
+
|
|
#endif
|
|
--- a/arch/mips/include/asm/mach-lantiq/xway/xway.h
|
|
+++ b/arch/mips/include/asm/mach-lantiq/xway/xway.h
|
|
@@ -72,6 +72,7 @@
|
|
#define LQ_PMU_BASE_ADDR (KSEG1 + 0x1F102000)
|
|
|
|
#define PMU_DMA 0x0020
|
|
+#define PMU_SPI 0x0100
|
|
#define PMU_USB 0x8041
|
|
#define PMU_LED 0x0800
|
|
#define PMU_GPT 0x1000
|
|
@@ -105,6 +106,7 @@
|
|
|
|
/*------------ SSC */
|
|
#define LQ_SSC_BASE_ADDR (KSEG1 + 0x1e100800)
|
|
+#define LQ_SSC_SIZE 0x100
|
|
|
|
/*------------ MEI */
|
|
#define LQ_MEI_BASE_ADDR (KSEG1 + 0x1E116000)
|