mirror of
https://github.com/openwrt/openwrt.git
synced 2025-02-22 18:02:46 +00:00
93173aee96
Add initial support for new target with the initial patch for ethernet support using pending upstream patches for PCS UNIPHY, PPE and EDMA. Only initramfs currently working as support for new SPI/NAND implementation, USB, CPUFreq and other devices is still unfinished and needs to be evaluated. Link: https://github.com/openwrt/openwrt/pull/17725 Signed-off-by: Christian Marangi <ansuelsmth@gmail.com>
48 lines
1.5 KiB
Diff
48 lines
1.5 KiB
Diff
From a471ccfd5b2c7810506aac71d4eb3616a3fb18f9 Mon Sep 17 00:00:00 2001
|
|
From: Christian Marangi <ansuelsmth@gmail.com>
|
|
Date: Wed, 4 Dec 2024 01:43:20 +0100
|
|
Subject: [PATCH] arm64: dts: qcom: Add missing clock for nsscc from pcs uniphy
|
|
|
|
Add missing clock for nsscc from PCS UNIPHY to scale frequency of each
|
|
clock based on the requested PHY.
|
|
|
|
Signed-off-by: Christian Marangi <ansuelsmth@gmail.com>
|
|
---
|
|
arch/arm64/boot/dts/qcom/ipq9574.dtsi | 13 +++++++------
|
|
1 file changed, 7 insertions(+), 6 deletions(-)
|
|
|
|
diff --git a/arch/arm64/boot/dts/qcom/ipq9574.dtsi b/arch/arm64/boot/dts/qcom/ipq9574.dtsi
|
|
index 5aa456bc0e03..2785e1ba1ca9 100644
|
|
--- a/arch/arm64/boot/dts/qcom/ipq9574.dtsi
|
|
+++ b/arch/arm64/boot/dts/qcom/ipq9574.dtsi
|
|
@@ -14,6 +14,7 @@
|
|
#include <dt-bindings/reset/qcom,ipq9574-gcc.h>
|
|
#include <dt-bindings/clock/qcom,ipq9574-nsscc.h>
|
|
#include <dt-bindings/reset/qcom,ipq9574-nsscc.h>
|
|
+#include <dt-bindings/clock/qcom,ipq-pcs-uniphy.h>
|
|
#include <dt-bindings/thermal/thermal.h>
|
|
|
|
/ {
|
|
@@ -809,12 +810,12 @@ nsscc: clock-controller@39b00000 {
|
|
<&cmn_pll NSS_1200MHZ_CLK>,
|
|
<&cmn_pll PPE_353MHZ_CLK>,
|
|
<&gcc GPLL0_OUT_AUX>,
|
|
- <0>,
|
|
- <0>,
|
|
- <0>,
|
|
- <0>,
|
|
- <0>,
|
|
- <0>,
|
|
+ <&pcsuniphy0 UNIPHY_NSS_RX_CLK>,
|
|
+ <&pcsuniphy0 UNIPHY_NSS_TX_CLK>,
|
|
+ <&pcsuniphy1 UNIPHY_NSS_RX_CLK>,
|
|
+ <&pcsuniphy1 UNIPHY_NSS_TX_CLK>,
|
|
+ <&pcsuniphy2 UNIPHY_NSS_RX_CLK>,
|
|
+ <&pcsuniphy2 UNIPHY_NSS_TX_CLK>,
|
|
<&gcc GCC_NSSCC_CLK>;
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
--
|
|
2.45.2
|
|
|