mirror of
https://github.com/openwrt/openwrt.git
synced 2025-02-22 10:01:03 +00:00
93173aee96
Add initial support for new target with the initial patch for ethernet support using pending upstream patches for PCS UNIPHY, PPE and EDMA. Only initramfs currently working as support for new SPI/NAND implementation, USB, CPUFreq and other devices is still unfinished and needs to be evaluated. Link: https://github.com/openwrt/openwrt/pull/17725 Signed-off-by: Christian Marangi <ansuelsmth@gmail.com>
86 lines
3.0 KiB
Diff
86 lines
3.0 KiB
Diff
From cf3e71b3c8bd63cd832c0512386700cac6a2c363 Mon Sep 17 00:00:00 2001
|
|
From: Luo Jie <quic_luoj@quicinc.com>
|
|
Date: Tue, 5 Mar 2024 16:42:56 +0800
|
|
Subject: [PATCH 35/50] net: ethernet: qualcomm: Add API to configure PPE port
|
|
max frame size
|
|
|
|
This function is called when the MTU of an ethernet port is
|
|
configured. It limits the size of packet passed through the
|
|
ethernet port.
|
|
|
|
Change-Id: I2a4dcd04407156d73770d2becbb7cbc0d56b3754
|
|
Signed-off-by: Luo Jie <quic_luoj@quicinc.com>
|
|
---
|
|
drivers/net/ethernet/qualcomm/ppe/ppe_port.c | 44 ++++++++++++++++++++
|
|
drivers/net/ethernet/qualcomm/ppe/ppe_port.h | 1 +
|
|
2 files changed, 45 insertions(+)
|
|
|
|
diff --git a/drivers/net/ethernet/qualcomm/ppe/ppe_port.c b/drivers/net/ethernet/qualcomm/ppe/ppe_port.c
|
|
index a9781e1197f7..52820e2eedf8 100644
|
|
--- a/drivers/net/ethernet/qualcomm/ppe/ppe_port.c
|
|
+++ b/drivers/net/ethernet/qualcomm/ppe/ppe_port.c
|
|
@@ -537,6 +537,50 @@ int ppe_port_set_mac_eee(struct ppe_port *ppe_port, struct ethtool_keee *eee)
|
|
return ret;
|
|
}
|
|
|
|
+/**
|
|
+ * ppe_port_set_maxframe() - Set port maximum frame size
|
|
+ * @ppe_port: PPE port structure
|
|
+ * @maxframe_size: Maximum frame size supported by PPE port
|
|
+ *
|
|
+ * Description: Set MTU of network interface specified by @ppe_port.
|
|
+ *
|
|
+ * Return: 0 upon success or a negative error upon failure.
|
|
+ */
|
|
+int ppe_port_set_maxframe(struct ppe_port *ppe_port, int maxframe_size)
|
|
+{
|
|
+ struct ppe_device *ppe_dev = ppe_port->ppe_dev;
|
|
+ u32 reg, val, mru_mtu_val[3];
|
|
+ int port = ppe_port->port_id;
|
|
+ int ret;
|
|
+
|
|
+ /* The max frame size should be MTU added by ETH_HLEN in PPE. */
|
|
+ maxframe_size += ETH_HLEN;
|
|
+
|
|
+ /* MAC takes cover the FCS for the calculation of frame size. */
|
|
+ if (maxframe_size > PPE_PORT_MAC_MAX_FRAME_SIZE - ETH_FCS_LEN)
|
|
+ return -EINVAL;
|
|
+
|
|
+ reg = PPE_MC_MTU_CTRL_TBL_ADDR + PPE_MC_MTU_CTRL_TBL_INC * port;
|
|
+ val = FIELD_PREP(PPE_MC_MTU_CTRL_TBL_MTU, maxframe_size);
|
|
+ ret = regmap_update_bits(ppe_dev->regmap, reg,
|
|
+ PPE_MC_MTU_CTRL_TBL_MTU,
|
|
+ val);
|
|
+ if (ret)
|
|
+ return ret;
|
|
+
|
|
+ reg = PPE_MRU_MTU_CTRL_TBL_ADDR + PPE_MRU_MTU_CTRL_TBL_INC * port;
|
|
+ ret = regmap_bulk_read(ppe_dev->regmap, reg,
|
|
+ mru_mtu_val, ARRAY_SIZE(mru_mtu_val));
|
|
+ if (ret)
|
|
+ return ret;
|
|
+
|
|
+ PPE_MRU_MTU_CTRL_SET_MRU(mru_mtu_val, maxframe_size);
|
|
+ PPE_MRU_MTU_CTRL_SET_MTU(mru_mtu_val, maxframe_size);
|
|
+
|
|
+ return regmap_bulk_write(ppe_dev->regmap, reg,
|
|
+ mru_mtu_val, ARRAY_SIZE(mru_mtu_val));
|
|
+}
|
|
+
|
|
/* PPE port and MAC reset */
|
|
static int ppe_port_mac_reset(struct ppe_port *ppe_port)
|
|
{
|
|
diff --git a/drivers/net/ethernet/qualcomm/ppe/ppe_port.h b/drivers/net/ethernet/qualcomm/ppe/ppe_port.h
|
|
index 2234c9bfbd9a..8234e86fb401 100644
|
|
--- a/drivers/net/ethernet/qualcomm/ppe/ppe_port.h
|
|
+++ b/drivers/net/ethernet/qualcomm/ppe/ppe_port.h
|
|
@@ -89,4 +89,5 @@ void ppe_port_get_stats64(struct ppe_port *ppe_port,
|
|
struct rtnl_link_stats64 *s);
|
|
int ppe_port_set_mac_address(struct ppe_port *ppe_port, const u8 *addr);
|
|
int ppe_port_set_mac_eee(struct ppe_port *ppe_port, struct ethtool_eee *eee);
|
|
+int ppe_port_set_maxframe(struct ppe_port *ppe_port, int maxframe_size);
|
|
#endif
|
|
--
|
|
2.45.2
|
|
|