mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-28 17:48:58 +00:00
e0bdf83972
Merged upstream: apm821xx/patches-5.4/150-ata-sata_dwc_460ex-Fix-crash-due-to-OOB-write.patch Similar patch merged upstream: bcm27xx/patches-5.4/950-0210-usb-xhci-Disable-the-XHCI-5-second-timeout.patch Manually adapted: layerscape/patches-5.4/801-audio-0008-Revert-ASoC-Remove-dev_err-usage-after-platform_get_.patch Compile-tested: armvirt/64 Run-tested: armvirt/64 Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
72 lines
2.6 KiB
Diff
72 lines
2.6 KiB
Diff
From 5e4548922009870a38bcf1d887317676d4e08f54 Mon Sep 17 00:00:00 2001
|
|
From: Damir Franusic <damir.franusic@sartura.hr>
|
|
Date: Thu, 21 Nov 2019 16:29:02 +0100
|
|
Subject: [PATCH] ARM: dts: qcom: Add nodes for SMP boot in IPQ40xx
|
|
|
|
Add missing nodes and properties to enable SMP
|
|
support on IPQ40xx devices.
|
|
|
|
Booting without "saw_l2" node:
|
|
|
|
[ 0.001400] CPU: Testing write buffer coherency: ok
|
|
[ 0.001856] CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
|
|
[ 0.060163] Setting up static identity map for 0x80300000 - 0x80300060
|
|
[ 0.080140] rcu: Hierarchical SRCU implementation.
|
|
[ 0.120258] smp: Bringing up secondary CPUs ...
|
|
[ 0.200540] CPU1: failed to boot: -19
|
|
[ 0.280689] CPU2: failed to boot: -19
|
|
[ 0.360874] CPU3: failed to boot: -19
|
|
[ 0.360966] smp: Brought up 1 node, 1 CPU
|
|
[ 0.360979] SMP: Total of 1 processors activated (96.00 BogoMIPS).
|
|
[ 0.360988] CPU: All CPU(s) started in SVC mode.
|
|
|
|
Then, booting with "saw_l2" node present (this patch applied):
|
|
|
|
[ 0.001450] CPU: Testing write buffer coherency: ok
|
|
[ 0.001904] CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
|
|
[ 0.060161] Setting up static identity map for 0x80300000 - 0x80300060
|
|
[ 0.080137] rcu: Hierarchical SRCU implementation.
|
|
[ 0.120252] smp: Bringing up secondary CPUs ...
|
|
[ 0.200958] CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
|
|
[ 0.281091] CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
|
|
[ 0.361264] CPU3: thread -1, cpu 3, socket 0, mpidr 80000003
|
|
[ 0.361430] smp: Brought up 1 node, 4 CPUs
|
|
[ 0.361460] SMP: Total of 4 processors activated (384.00 BogoMIPS).
|
|
[ 0.361469] CPU: All CPU(s) started in SVC mode.
|
|
|
|
Signed-off-by: Damir Franusic <damir.franusic@sartura.hr>
|
|
Cc: Luka Perkov <luka.perkov@sartura.hr>
|
|
Cc: Robert Marko <robert.marko@sartura.hr>
|
|
Cc: Andy Gross <agross@kernel.org>
|
|
Cc: Rob Herring <robh+dt@kernel.org>
|
|
Cc: linux-arm-msm@vger.kernel.org
|
|
Link: https://lore.kernel.org/r/20191121152902.21394-1-damir.franusic@gmail.com
|
|
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
|
|
---
|
|
arch/arm/boot/dts/qcom-ipq4019.dtsi | 7 +++++++
|
|
1 file changed, 7 insertions(+)
|
|
|
|
--- a/arch/arm/boot/dts/qcom-ipq4019.dtsi
|
|
+++ b/arch/arm/boot/dts/qcom-ipq4019.dtsi
|
|
@@ -102,6 +102,7 @@
|
|
L2: l2-cache {
|
|
compatible = "cache";
|
|
cache-level = <2>;
|
|
+ qcom,saw = <&saw_l2>;
|
|
};
|
|
};
|
|
|
|
@@ -354,6 +355,12 @@
|
|
regulator;
|
|
};
|
|
|
|
+ saw_l2: regulator@b012000 {
|
|
+ compatible = "qcom,saw2";
|
|
+ reg = <0xb012000 0x1000>;
|
|
+ regulator;
|
|
+ };
|
|
+
|
|
blsp1_uart1: serial@78af000 {
|
|
compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
|
|
reg = <0x78af000 0x200>;
|