mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-22 15:02:32 +00:00
4070e2a64c
This target adds support for the StarFive JH7100 and JH7110 SoCs, based on 6.1, as well as a couple boards equipped with these. Specifications: SoCs: JH7100: - StarFive JH7100 dual-core RISC-V (U74, RC64GC) - additional monitoring (S7) and control (E24) cores - 2Mb L2 cache JH7110: - StarFive JH7110 quad-core RISC-V (U74, RV64GC) - additional monitoring (S7) and control (E24) cores - 2Mb L2 cache Boards: VisionFive1: - JH7100 @ 1GHz - Memory: 8Gb LPDDR4 - 4x USB3.0 - 1x GBit ethernet - AMPak 6236 wifi / bluetooth - audio - powered via USB-C VisionFive2: - JH7110 @ 1.5GHz - Memory: 2/4/8Gb DDR4 - 2x Gbit ethernet - 2x USB3.0 / 2x USB2.0 - eMMC / SDIO - various multimedia input/outputs (MIPI CSI, HDMI, audio) - M.2 key M slot - PoE support - powered via USB-C Installation: Standard SD-card installation via dd-ing the generated image to an SD-card of at least 256Mb. Signed-off-by: Zoltan HERPAI <wigyori@uid0.hu>
92 lines
2.5 KiB
Diff
92 lines
2.5 KiB
Diff
From 8559b2db6aecbee62cf9e02c17349379d72edcfb Mon Sep 17 00:00:00 2001
|
|
From: Xingyu Wu <xingyu.wu@starfivetech.com>
|
|
Date: Tue, 14 Mar 2023 21:24:35 +0800
|
|
Subject: [PATCH 104/122] dt-bindings: watchdog: Add watchdog for StarFive
|
|
JH7100 and JH7110
|
|
|
|
Add bindings to describe the watchdog for the StarFive JH7100/JH7110 SoC.
|
|
And Use JH7100 as first StarFive SoC with watchdog.
|
|
|
|
Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
|
|
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
|
|
Reviewed-by: Guenter Roeck <linux@roeck-us.net>
|
|
---
|
|
.../watchdog/starfive,jh7100-wdt.yaml | 71 +++++++++++++++++++
|
|
1 file changed, 71 insertions(+)
|
|
create mode 100644 Documentation/devicetree/bindings/watchdog/starfive,jh7100-wdt.yaml
|
|
|
|
--- /dev/null
|
|
+++ b/Documentation/devicetree/bindings/watchdog/starfive,jh7100-wdt.yaml
|
|
@@ -0,0 +1,71 @@
|
|
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
+%YAML 1.2
|
|
+---
|
|
+$id: http://devicetree.org/schemas/watchdog/starfive,jh7100-wdt.yaml#
|
|
+$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
+
|
|
+title: StarFive Watchdog for JH7100 and JH7110 SoC
|
|
+
|
|
+maintainers:
|
|
+ - Xingyu Wu <xingyu.wu@starfivetech.com>
|
|
+ - Samin Guo <samin.guo@starfivetech.com>
|
|
+
|
|
+description:
|
|
+ The JH7100 and JH7110 watchdog both are 32 bit counters. JH7100 watchdog
|
|
+ has only one timeout phase and reboots. And JH7110 watchdog has two
|
|
+ timeout phases. At the first phase, the signal of watchdog interrupt
|
|
+ output(WDOGINT) will rise when counter is 0. The counter will reload
|
|
+ the timeout value. And then, if counter decreases to 0 again and WDOGINT
|
|
+ isn't cleared, the watchdog will reset the system unless the watchdog
|
|
+ reset is disabled.
|
|
+
|
|
+allOf:
|
|
+ - $ref: watchdog.yaml#
|
|
+
|
|
+properties:
|
|
+ compatible:
|
|
+ enum:
|
|
+ - starfive,jh7100-wdt
|
|
+ - starfive,jh7110-wdt
|
|
+
|
|
+ reg:
|
|
+ maxItems: 1
|
|
+
|
|
+ interrupts:
|
|
+ maxItems: 1
|
|
+
|
|
+ clocks:
|
|
+ items:
|
|
+ - description: APB clock
|
|
+ - description: Core clock
|
|
+
|
|
+ clock-names:
|
|
+ items:
|
|
+ - const: apb
|
|
+ - const: core
|
|
+
|
|
+ resets:
|
|
+ items:
|
|
+ - description: APB reset
|
|
+ - description: Core reset
|
|
+
|
|
+required:
|
|
+ - compatible
|
|
+ - reg
|
|
+ - clocks
|
|
+ - clock-names
|
|
+ - resets
|
|
+
|
|
+unevaluatedProperties: false
|
|
+
|
|
+examples:
|
|
+ - |
|
|
+ watchdog@12480000 {
|
|
+ compatible = "starfive,jh7100-wdt";
|
|
+ reg = <0x12480000 0x10000>;
|
|
+ clocks = <&clk 171>,
|
|
+ <&clk 172>;
|
|
+ clock-names = "apb", "core";
|
|
+ resets = <&rst 99>,
|
|
+ <&rst 100>;
|
|
+ };
|