mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-24 15:56:49 +00:00
029093a302
This target has full device tree support, thus reducing the number of patches needed for bcm63xx, in which there's a patch for every board. The intention is to start with a minimal amount of downstream patches and start upstreaming all of them. Current status: - Enabling EHCI/OHCI on BCM6358 causes a kernel panic. - BCM63268 lacks Timer Clocks/Reset support. - No PCI/PCIe drivers. - No ethernet drivers. Signed-off-by: Álvaro Fernández Rojas <noltari@gmail.com> Acked-by: Adrian Schmutzler <freifunk@adrianschmutzler.de>
97 lines
2.4 KiB
Diff
97 lines
2.4 KiB
Diff
From 8439e5d2e69f54a532bb5f8ec001b4b5a3035574 Mon Sep 17 00:00:00 2001
|
|
From: Jonas Gorski <jonas.gorski@gmail.com>
|
|
Date: Wed, 27 Jul 2016 11:38:05 +0200
|
|
Subject: [PATCH 14/16] Documentation: add BCM6318 pincontroller binding
|
|
documentation
|
|
|
|
Add binding documentation for the pincontrol core found in BCM6318 SoCs.
|
|
|
|
Signed-off-by: Jonas Gorski <jonas.gorski@gmail.com>
|
|
---
|
|
.../bindings/pinctrl/brcm,bcm6318-pinctrl.txt | 79 ++++++++++++++++++++++
|
|
1 file changed, 79 insertions(+)
|
|
create mode 100644 Documentation/devicetree/bindings/pinctrl/brcm,bcm6318-pinctrl.txt
|
|
|
|
--- /dev/null
|
|
+++ b/Documentation/devicetree/bindings/pinctrl/brcm,bcm6318-pinctrl.txt
|
|
@@ -0,0 +1,79 @@
|
|
+* Broadcom BCM6318 pin controller
|
|
+
|
|
+Required properties:
|
|
+- compatible: Must be "brcm,bcm6318-pinctrl".
|
|
+- regs: Register specifiers of dirout, dat, mode, mux, and pad registers.
|
|
+- reg-names: Must be "dirout", "dat", "mode", "mux", "pad".
|
|
+- gpio-controller: Identifies this node as a gpio controller.
|
|
+- #gpio-cells: Must be <2>.
|
|
+
|
|
+Example:
|
|
+
|
|
+pinctrl: pin-controller@10000080 {
|
|
+ compatible = "brcm,bcm6318-pinctrl";
|
|
+ reg = <0x10000080 0x08>,
|
|
+ <0x10000088 0x08>,
|
|
+ <0x10000098 0x04>,
|
|
+ <0x1000009c 0x0c>,
|
|
+ <0x100000d4 0x18>;
|
|
+ reg-names = "dirout", "dat", "mode", "mux", "pad";
|
|
+
|
|
+ gpio-controller;
|
|
+ #gpio-cells = <2>;
|
|
+};
|
|
+
|
|
+
|
|
+Available pins/groups and functions:
|
|
+
|
|
+name pins functions
|
|
+-----------------------------------------------------------
|
|
+gpio0 0 led, ephy0_spd_led
|
|
+gpio1 1 led, ephy1_spd_led
|
|
+gpio2 2 led, ephy2_spd_led
|
|
+gpio3 3 led, ephy3_spd_led
|
|
+gpio4 4 led, ephy0_act_led
|
|
+gpio5 5 led, ephy1_act_led
|
|
+gpio6 6 led, ephy2_act_led, serial_led_data
|
|
+gpio7 7 led, ephy3_act_led, serial_led_clk
|
|
+gpio8 8 led, inet_act_led
|
|
+gpio9 9 led, inet_fail_led
|
|
+gpio10 10 led, dsl_led
|
|
+gpio11 11 led, post_fail_led
|
|
+gpio12 12 led, wlan_wps_led
|
|
+gpio13 13 led, usb_pwron, usb_device_led
|
|
+gpio14 14 led
|
|
+gpio15 15 led
|
|
+gpio16 16 led
|
|
+gpio17 17 led
|
|
+gpio18 18 led
|
|
+gpio19 19 led
|
|
+gpio20 20 led
|
|
+gpio21 21 led
|
|
+gpio22 22 led
|
|
+gpio23 23 led
|
|
+gpio24 24 -
|
|
+gpio25 25 -
|
|
+gpio26 26 -
|
|
+gpio27 27 -
|
|
+gpio28 28 -
|
|
+gpio29 29 -
|
|
+gpio30 30 -
|
|
+gpio31 31 -
|
|
+gpio32 32 -
|
|
+gpio33 33 -
|
|
+gpio34 34 -
|
|
+gpio35 35 -
|
|
+gpio36 36 -
|
|
+gpio37 37 -
|
|
+gpio38 38 -
|
|
+gpio39 39 -
|
|
+gpio40 40 usb_active
|
|
+gpio41 41 -
|
|
+gpio42 42 -
|
|
+gpio43 43 -
|
|
+gpio44 44 -
|
|
+gpio45 45 -
|
|
+gpio46 46 -
|
|
+gpio47 47 -
|
|
+gpio48 48 -
|
|
+gpio49 49 -
|