mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-24 15:56:49 +00:00
029093a302
This target has full device tree support, thus reducing the number of patches needed for bcm63xx, in which there's a patch for every board. The intention is to start with a minimal amount of downstream patches and start upstreaming all of them. Current status: - Enabling EHCI/OHCI on BCM6358 causes a kernel panic. - BCM63268 lacks Timer Clocks/Reset support. - No PCI/PCIe drivers. - No ethernet drivers. Signed-off-by: Álvaro Fernández Rojas <noltari@gmail.com> Acked-by: Adrian Schmutzler <freifunk@adrianschmutzler.de>
79 lines
2.0 KiB
Diff
79 lines
2.0 KiB
Diff
From 4bdd40849632608d5cb7d3a64380cd76e7eea07b Mon Sep 17 00:00:00 2001
|
|
From: Jonas Gorski <jonas.gorski@gmail.com>
|
|
Date: Wed, 27 Jul 2016 11:33:56 +0200
|
|
Subject: [PATCH 02/16] Documentation: add BCM6328 pincontroller binding
|
|
documentation
|
|
|
|
Add binding documentation for the pincontrol core found in BCM6328 SoCs.
|
|
|
|
Signed-off-by: Jonas Gorski <jonas.gorski@gmail.com>
|
|
---
|
|
.../bindings/pinctrl/brcm,bcm6328-pinctrl.txt | 61 ++++++++++++++++++++++
|
|
1 file changed, 61 insertions(+)
|
|
create mode 100644 Documentation/devicetree/bindings/pinctrl/brcm,bcm6328-pinctrl.txt
|
|
|
|
--- /dev/null
|
|
+++ b/Documentation/devicetree/bindings/pinctrl/brcm,bcm6328-pinctrl.txt
|
|
@@ -0,0 +1,61 @@
|
|
+* Broadcom BCM6328 pin controller
|
|
+
|
|
+Required properties:
|
|
+- compatible: Must be "brcm,bcm6328-pinctrl".
|
|
+- reg: Register specifies of dirout, dat, mode, mux registers.
|
|
+- reg-names: Must be "dirout", "dat", "mode", "mux".
|
|
+- gpio-controller: Identifies this node as a GPIO controller.
|
|
+- #gpio-cells: Must be <2>
|
|
+
|
|
+Example:
|
|
+
|
|
+pinctrl: pin-controller@10000080 {
|
|
+ compatible = "brcm,bcm6328-pinctrl";
|
|
+ reg = <0x10000080 0x8>,
|
|
+ <0x10000088 0x8>,
|
|
+ <0x10000098 0x4>,
|
|
+ <0x1000009c 0xc>;
|
|
+ reg-names = "dirout", "dat", "mode", "mux";
|
|
+
|
|
+ gpio-controller;
|
|
+ #gpio-cells = <2>;
|
|
+};
|
|
+
|
|
+Available pins/groups and functions:
|
|
+
|
|
+name pins functions
|
|
+-----------------------------------------------------------
|
|
+gpio0 0 led
|
|
+gpio1 1 led
|
|
+gpio2 2 led
|
|
+gpio3 3 led
|
|
+gpio4 4 led
|
|
+gpio5 5 led
|
|
+gpio6 6 led, serial_led_data
|
|
+gpio7 7 led, serial_led_clk
|
|
+gpio8 8 led
|
|
+gpio9 9 led
|
|
+gpio10 10 led
|
|
+gpio11 11 led
|
|
+gpio12 12 led
|
|
+gpio13 13 led
|
|
+gpio14 14 led
|
|
+gpio15 15 led
|
|
+gpio16 16 led, pcie_clkreq
|
|
+gpio17 17 led
|
|
+gpio18 18 led
|
|
+gpio19 19 led
|
|
+gpio20 20 led
|
|
+gpio21 21 led
|
|
+gpio22 22 led
|
|
+gpio23 23 led
|
|
+gpio24 24 -
|
|
+gpio25 25 ephy0_act_led
|
|
+gpio26 26 ephy1_act_led
|
|
+gpio27 27 ephy2_act_led
|
|
+gpio28 28 ephy3_act_led
|
|
+gpio29 29 -
|
|
+gpio30 30 -
|
|
+gpio31 31 -
|
|
+hsspi_cs1 - hsspi_cs1
|
|
+usb_port1 - usb_host_port, usb_device_port
|