mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-20 22:23:27 +00:00
b5f32064ed
Qualcomm Atheros IPQ807x is a modern WiSoC featuring: * Quad Core ARMv8 Cortex A-53 * @ 2.2 GHz (IPQ8072A/4A/6A/8A) Codename Hawkeye * @ 1.4 GHz (IPQ8070A/1A) Codename Acorn * Dual Band simultaneaous IEEE 802.11ax * 5G: 8x8/80 or 4x4/160MHz (IPQ8074A/8A) * 5G: 4x4/80 or 2x2/160MHz (IPQ8071A/2A/6A) * 5G: 2x2/80MHz (IPQ8070A) * 2G: 4x4/40MHz (IPQ8072A/4A/6A/8A) * 2G: 2x2/40MHz (IPQ8070A/1A) * 1x PSGMII via QCA8072/5 (Max 5x 1GbE ports) * 2x SGMII/USXGMII (1/2.5/5/10 GbE) on Hawkeye * 2x SGMII/USXGMII (1/2.5/5 GbE) on Acorn * DDR3L/4 32/16 bit up to 2400MT/s * SDIO 3.0/SD card 3.0/eMMC 5.1 * Dual USB 3.0 * One PCIe Gen2.1 and one PCIe Gen3.0 port (Single lane) * Parallel NAND (ONFI)/LCD * 6x QUP BLSP SPI/I2C/UART * I2S, PCM, and TDMA * HW PWM * 1.8V configurable GPIO * Companion PMP8074 PMIC via SPMI (GPIOS, RTC etc) Note that only v2 SOC models aka the ones ending with A suffix are supported, v1 models do not comply to the final 802.11ax and have lower clocks, lack the Gen3 PCIe etc. SoC itself has two UBI32 cores for the NSS offloading system, however currently no offloading is supported. Signed-off-by: Robert Marko <robimarko@gmail.com>
129 lines
2.6 KiB
Diff
129 lines
2.6 KiB
Diff
From 04d2fc6a551bbd972a6428059b45ce79cb9de9d7 Mon Sep 17 00:00:00 2001
|
|
From: Robert Marko <robimarko@gmail.com>
|
|
Date: Fri, 6 May 2022 22:38:24 +0200
|
|
Subject: [PATCH] arm64: dts: qcom: ipq8074: add QFPROM fuses
|
|
|
|
Add the QFPROM node and CPR fuses.
|
|
|
|
Signed-off-by: Robert Marko <robimarko@gmail.com>
|
|
---
|
|
arch/arm64/boot/dts/qcom/ipq8074.dtsi | 107 ++++++++++++++++++++++++++
|
|
1 file changed, 107 insertions(+)
|
|
|
|
--- a/arch/arm64/boot/dts/qcom/ipq8074.dtsi
|
|
+++ b/arch/arm64/boot/dts/qcom/ipq8074.dtsi
|
|
@@ -340,6 +340,113 @@
|
|
status = "disabled";
|
|
};
|
|
|
|
+ qfprom: efuse@a4000 {
|
|
+ compatible = "qcom,ipq8074-qfprom", "qcom,qfprom";
|
|
+ reg = <0x000a4000 0x1000>;
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <1>;
|
|
+
|
|
+ cpr_efuse_speedbin: speedbin@125 {
|
|
+ reg = <0x125 0x1>;
|
|
+ bits = <0 3>;
|
|
+ };
|
|
+
|
|
+ cpr_efuse_boost_cfg: boost_cfg@125 {
|
|
+ reg = <0x125 0x1>;
|
|
+ bits = <3 3>;
|
|
+ };
|
|
+
|
|
+ cpr_efuse_misc_volt_adj: misc_volt_adj@125 {
|
|
+ reg = <0x125 0x1>;
|
|
+ bits = <3 3>;
|
|
+ };
|
|
+
|
|
+ cpr_efuse_boost_volt: boost_volt@126 {
|
|
+ reg = <0x126 0x1>;
|
|
+ bits = <6 1>;
|
|
+ };
|
|
+
|
|
+ cpr_efuse_revision: revision@23e {
|
|
+ reg = <0x23e 0x1>;
|
|
+ bits = <5 3>;
|
|
+ };
|
|
+
|
|
+ cpr_efuse_ro_sel0: rosel0@249 {
|
|
+ reg = <0x249 0x1>;
|
|
+ bits = <0 4>;
|
|
+ };
|
|
+
|
|
+ cpr_efuse_ro_sel1: rosel1@248 {
|
|
+ reg = <0x248 0x1>;
|
|
+ bits = <4 4>;
|
|
+ };
|
|
+
|
|
+ cpr_efuse_ro_sel2: rosel2@248 {
|
|
+ reg = <0x248 0x2>;
|
|
+ bits = <0 4>;
|
|
+ };
|
|
+
|
|
+ cpr_efuse_ro_sel3: rosel3@249 {
|
|
+ reg = <0x249 0x1>;
|
|
+ bits = <4 4>;
|
|
+ };
|
|
+
|
|
+ cpr_efuse_init_voltage0: ivoltage0@23a {
|
|
+ reg = <0x23a 0x1>;
|
|
+ bits = <2 6>;
|
|
+ };
|
|
+
|
|
+ cpr_efuse_init_voltage1: ivoltage1@239 {
|
|
+ reg = <0x239 0x2>;
|
|
+ bits = <4 6>;
|
|
+ };
|
|
+
|
|
+ cpr_efuse_init_voltage2: ivoltage2@238 {
|
|
+ reg = <0x238 0x2>;
|
|
+ bits = <6 6>;
|
|
+ };
|
|
+
|
|
+ cpr_efuse_init_voltage3: ivoltage3@238 {
|
|
+ reg = <0x238 0x1>;
|
|
+ bits = <0 6>;
|
|
+ };
|
|
+
|
|
+ cpr_efuse_quot0: quot0@244 {
|
|
+ reg = <0x244 0x2>;
|
|
+ bits = <0 12>;
|
|
+ };
|
|
+
|
|
+ cpr_efuse_quot1: quot1@242 {
|
|
+ reg = <0x242 0x2>;
|
|
+ bits = <4 12>;
|
|
+ };
|
|
+
|
|
+ cpr_efuse_quot2: quot2@241 {
|
|
+ reg = <0x241 0x2>;
|
|
+ bits = <0 12>;
|
|
+ };
|
|
+
|
|
+ cpr_efuse_quot3: quot3@245 {
|
|
+ reg = <0x245 0x2>;
|
|
+ bits = <4 12>;
|
|
+ };
|
|
+
|
|
+ cpr_efuse_quot0_offset: quot0_offset@23d {
|
|
+ reg = <0x23d 0x2>;
|
|
+ bits = <6 7>;
|
|
+ };
|
|
+
|
|
+ cpr_efuse_quot1_offset: quot1_offset@23c {
|
|
+ reg = <0x23c 0x2>;
|
|
+ bits = <7 7>;
|
|
+ };
|
|
+
|
|
+ cpr_efuse_quot2_offset: quot2_offset@23c {
|
|
+ reg = <0x23c 0x1>;
|
|
+ bits = <0 7>;
|
|
+ };
|
|
+ };
|
|
+
|
|
prng: rng@e3000 {
|
|
compatible = "qcom,prng-ee";
|
|
reg = <0x000e3000 0x1000>;
|