mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-21 06:33:41 +00:00
cef420e8f7
Rather than having separate patches for each GSBI node added, this patch consolidates the existing GSBI1 patch into 083-ipq8064-dtsi-additions.patch. In addition, GSBI6 and GSBI7 I2C nodes, required for the MR42 and MR52 respectively, are added. Signed-off-by: Matthew Hagan <mnhagan88@gmail.com>
47 lines
1.9 KiB
Diff
47 lines
1.9 KiB
Diff
From 84909e85881d67244240c9f40974ce12a51e3886 Mon Sep 17 00:00:00 2001
|
|
From: Ansuel Smith <ansuelsmth@gmail.com>
|
|
Date: Tue, 11 May 2021 23:09:45 +0200
|
|
Subject: [PATCH] ARM: dts: qcom: reduce pci IO size to 64K
|
|
|
|
The current value is probably a typo and is actually uncommon to find
|
|
1MB IO space even on a x86 arch. Also with recent changes to the pci
|
|
driver, pci1 and pci2 now fails to function as any connected device
|
|
fails any reg read/write. Reduce this to 64K as it should be more than
|
|
enough and 3 * 64K of total IO space doesn't exceed the IO_SPACE_LIMIT
|
|
hardcoded for the ARM arch.
|
|
|
|
Signed-off-by: Ansuel Smith <ansuelsmth@gmail.com>
|
|
---
|
|
arch/arm/boot/dts/qcom-ipq8064.dtsi | 6 +++---
|
|
1 file changed, 3 insertions(+), 3 deletions(-)
|
|
|
|
--- a/arch/arm/boot/dts/qcom-ipq8064.dtsi
|
|
+++ b/arch/arm/boot/dts/qcom-ipq8064.dtsi
|
|
@@ -1163,7 +1163,7 @@
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
|
|
- ranges = <0x81000000 0 0x0fe00000 0x0fe00000 0 0x00100000 /* downstream I/O */
|
|
+ ranges = <0x81000000 0 0x0fe00000 0x0fe00000 0 0x00010000 /* downstream I/O */
|
|
0x82000000 0 0x08000000 0x08000000 0 0x07e00000>; /* non-prefetchable memory */
|
|
|
|
interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
|
|
@@ -1214,7 +1214,7 @@
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
|
|
- ranges = <0x81000000 0 0x31e00000 0x31e00000 0 0x00100000 /* downstream I/O */
|
|
+ ranges = <0x81000000 0 0x31e00000 0x31e00000 0 0x00010000 /* downstream I/O */
|
|
0x82000000 0 0x2e000000 0x2e000000 0 0x03e00000>; /* non-prefetchable memory */
|
|
|
|
interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
|
|
@@ -1265,7 +1265,7 @@
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
|
|
- ranges = <0x81000000 0 0x35e00000 0x35e00000 0 0x00100000 /* downstream I/O */
|
|
+ ranges = <0x81000000 0 0x35e00000 0x35e00000 0 0x00010000 /* downstream I/O */
|
|
0x82000000 0 0x32000000 0x32000000 0 0x03e00000>; /* non-prefetchable memory */
|
|
|
|
interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
|