mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-21 14:37:57 +00:00
a1ad837735
For a TX->TX connected external phy to transmit/receive data, the rgmii2 pin group needs to be claimed with gpio function, at least for EdgeRouter X SFP. We already claim the pin group under the pinctrl node with gpio function on the gpio node on mt7621_ubnt_edgerouter-x.dtsi. However, we should claim a pin group under its consumer node. It's the ethernet node in this case, which we already claim the rgmii2 pin group under it on mt7621.dtsi. Therefore, set the function as gpio on the rgmii2 node for EdgeRouter X SFP and get rid of claiming the rgmii2 pin group under the pinctrl node. With this change, we also get to remove a definition from mt7621_ubnt_edgerouter-x.dtsi which is specific to EdgeRouter X SFP. This change is tested on an EdgeRouter X SFP. Signed-off-by: Arınç ÜNAL <arinc.unal@arinc9.com>
81 lines
1.4 KiB
Plaintext
81 lines
1.4 KiB
Plaintext
#include "mt7621_ubnt_edgerouter-x.dtsi"
|
|
|
|
/ {
|
|
model = "Ubiquiti EdgeRouter X SFP";
|
|
compatible = "ubnt,edgerouter-x-sfp", "mediatek,mt7621-soc";
|
|
|
|
sfp_eth5: sfp_eth5 {
|
|
compatible = "sff,sfp";
|
|
i2c-bus = <&i2c>;
|
|
mod-def0-gpio = <&expander0 5 GPIO_ACTIVE_LOW>;
|
|
maximum-power-milliwatt = <1000>;
|
|
};
|
|
};
|
|
|
|
&i2c {
|
|
status = "okay";
|
|
|
|
/*
|
|
* PCA9655 GPIO expander
|
|
* 0-POE power port eth0
|
|
* 1-POE power port eth1
|
|
* 2-POE power port eth2
|
|
* 3-POE power port eth3
|
|
* 4-POE power port eth4
|
|
* 5-SFP_MOD_DEF0#
|
|
* 6-
|
|
* 7-
|
|
* 8-Pull up to VCC
|
|
* 9-Pull down to GND
|
|
* 10-Pull down to GND
|
|
* 11-Pull down to GND
|
|
* 12-Pull down to GND
|
|
* 13-Pull down to GND
|
|
* 14-Pull down to GND
|
|
* 15-Pull down to GND
|
|
*/
|
|
expander0: pca9555@25 {
|
|
compatible = "nxp,pca9555";
|
|
interrupt-parent = <&gpio>;
|
|
interrupts = <8 IRQ_TYPE_EDGE_FALLING>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
reg = <0x25>;
|
|
};
|
|
};
|
|
|
|
&gpio {
|
|
sfp_i2c_clk_gate {
|
|
gpio-hog;
|
|
gpios = <7 GPIO_ACTIVE_LOW>;
|
|
output-high;
|
|
};
|
|
};
|
|
|
|
&mdio {
|
|
ephy7: ethernet-phy@7 {
|
|
reg = <7>;
|
|
sfp = <&sfp_eth5>;
|
|
};
|
|
};
|
|
|
|
&rgmii2_pins {
|
|
rgmii2 {
|
|
function = "gpio";
|
|
};
|
|
};
|
|
|
|
&switch0 {
|
|
ports {
|
|
port@5 {
|
|
reg = <5>;
|
|
label = "eth5";
|
|
phy-handle = <&ephy7>;
|
|
phy-mode = "rgmii-rxid";
|
|
nvmem-cells = <&macaddr_factory_22>;
|
|
nvmem-cell-names = "mac-address";
|
|
mac-address-increment = <5>;
|
|
};
|
|
};
|
|
};
|