mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-30 18:47:06 +00:00
4f74957584
This adds the patches to get fairly complete Gemini support
using kernel v4.14. It is mainly a backport of patches from
kernel v4.16 with omissions of things like graphics that require
substantial changes and will be better handled once we move
to the v4.16 kernel proper.
On top of this are some WIP patches for USB support.
Tested on Raidsonic NAS4220B and D-link DNS-313.
ChangeLog v4->v5:
- Fix ethernet single gmac usecase
- Fix USB reset (patch from Hans)
- Fix Raidsonic ethernet skew delay
- Fix kernel config (bridge, squashfs, jffs2, usb)
- Disable second usb port on Raidsonic board until fotg210_hcd is fixed
ChangeLog v3->v4:
- Make sure to use tabs rather than spaces in base-files.
- Use the dns313 image tool from the firmware-utils.
- Break out the addition of the v4.14 patches and the removal
of the v4.4 patches to separate (big) patches.
ChangeLog v2->v3:
- Update the kernel config as indicated by Hauke Martens:
- Regenerate again after rebasing using kernel_oldconfig
dropping a few optimization settings that are now generic
- Drop CFG80211 stuff (module)
- Drop CIFS stuff (module)
- Drop MAC80211 (module)
- Drop wireless drivers (module)
- Enabled OverlayFS
- Added proper DNS-313 boot image generation with the special
file header tool.
- Disable CMA in the kernel
- Enable LZMA compression of the kernel
- Consequently name the nas4220b images nas4220b
- Update preinit MAC detection script to handle also DNS-313
- Add board.d/03_hdparm to set the disk to spin down after
1 minute by default, if we have the hdparm tool installed
ChangeLog v1->v2:
- Processed config through kernel_oldconfig
- Processed patches through make target/linux/{clean,refresh} V=99
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Signed-off-by: Roman Yeryomin <roman@advem.lv>
120 lines
3.9 KiB
Diff
120 lines
3.9 KiB
Diff
From 49bc597009f52ec8970269f6201d3ed415a844ee Mon Sep 17 00:00:00 2001
|
|
From: Linus Walleij <linus.walleij@linaro.org>
|
|
Date: Fri, 12 Jan 2018 22:34:23 +0100
|
|
Subject: [PATCH 21/31] net: ethernet: Add DT bindings for the Gemini ethernet
|
|
MIME-Version: 1.0
|
|
Content-Type: text/plain; charset=UTF-8
|
|
Content-Transfer-Encoding: 8bit
|
|
|
|
This adds the device tree bindings for the Gemini ethernet
|
|
controller. It is pretty straight-forward, using standard
|
|
bindings and modelling the two child ports as child devices
|
|
under the parent ethernet controller device.
|
|
|
|
Cc: devicetree@vger.kernel.org
|
|
Cc: Tobias Waldvogel <tobias.waldvogel@gmail.com>
|
|
Cc: Michał Mirosław <mirq-linux@rere.qmqm.pl>
|
|
Reviewed-by: Rob Herring <robh@kernel.org>
|
|
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
|
|
Signed-off-by: David S. Miller <davem@davemloft.net>
|
|
---
|
|
.../bindings/net/cortina,gemini-ethernet.txt | 92 ++++++++++++++++++++++
|
|
1 file changed, 92 insertions(+)
|
|
create mode 100644 Documentation/devicetree/bindings/net/cortina,gemini-ethernet.txt
|
|
|
|
--- /dev/null
|
|
+++ b/Documentation/devicetree/bindings/net/cortina,gemini-ethernet.txt
|
|
@@ -0,0 +1,92 @@
|
|
+Cortina Systems Gemini Ethernet Controller
|
|
+==========================================
|
|
+
|
|
+This ethernet controller is found in the Gemini SoC family:
|
|
+StorLink SL3512 and SL3516, also known as Cortina Systems
|
|
+CS3512 and CS3516.
|
|
+
|
|
+Required properties:
|
|
+- compatible: must be "cortina,gemini-ethernet"
|
|
+- reg: must contain the global registers and the V-bit and A-bit
|
|
+ memory areas, in total three register sets.
|
|
+- syscon: a phandle to the system controller
|
|
+- #address-cells: must be specified, must be <1>
|
|
+- #size-cells: must be specified, must be <1>
|
|
+- ranges: should be state like this giving a 1:1 address translation
|
|
+ for the subnodes
|
|
+
|
|
+The subnodes represents the two ethernet ports in this device.
|
|
+They are not independent of each other since they share resources
|
|
+in the parent node, and are thus children.
|
|
+
|
|
+Required subnodes:
|
|
+- port0: contains the resources for ethernet port 0
|
|
+- port1: contains the resources for ethernet port 1
|
|
+
|
|
+Required subnode properties:
|
|
+- compatible: must be "cortina,gemini-ethernet-port"
|
|
+- reg: must contain two register areas: the DMA/TOE memory and
|
|
+ the GMAC memory area of the port
|
|
+- interrupts: should contain the interrupt line of the port.
|
|
+ this is nominally a level interrupt active high.
|
|
+- resets: this must provide an SoC-integrated reset line for
|
|
+ the port.
|
|
+- clocks: this should contain a handle to the PCLK clock for
|
|
+ clocking the silicon in this port
|
|
+- clock-names: must be "PCLK"
|
|
+
|
|
+Optional subnode properties:
|
|
+- phy-mode: see ethernet.txt
|
|
+- phy-handle: see ethernet.txt
|
|
+
|
|
+Example:
|
|
+
|
|
+mdio-bus {
|
|
+ (...)
|
|
+ phy0: ethernet-phy@1 {
|
|
+ reg = <1>;
|
|
+ device_type = "ethernet-phy";
|
|
+ };
|
|
+ phy1: ethernet-phy@3 {
|
|
+ reg = <3>;
|
|
+ device_type = "ethernet-phy";
|
|
+ };
|
|
+};
|
|
+
|
|
+
|
|
+ethernet@60000000 {
|
|
+ compatible = "cortina,gemini-ethernet";
|
|
+ reg = <0x60000000 0x4000>, /* Global registers, queue */
|
|
+ <0x60004000 0x2000>, /* V-bit */
|
|
+ <0x60006000 0x2000>; /* A-bit */
|
|
+ syscon = <&syscon>;
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <1>;
|
|
+ ranges;
|
|
+
|
|
+ gmac0: ethernet-port@0 {
|
|
+ compatible = "cortina,gemini-ethernet-port";
|
|
+ reg = <0x60008000 0x2000>, /* Port 0 DMA/TOE */
|
|
+ <0x6000a000 0x2000>; /* Port 0 GMAC */
|
|
+ interrupt-parent = <&intcon>;
|
|
+ interrupts = <1 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ resets = <&syscon GEMINI_RESET_GMAC0>;
|
|
+ clocks = <&syscon GEMINI_CLK_GATE_GMAC0>;
|
|
+ clock-names = "PCLK";
|
|
+ phy-mode = "rgmii";
|
|
+ phy-handle = <&phy0>;
|
|
+ };
|
|
+
|
|
+ gmac1: ethernet-port@1 {
|
|
+ compatible = "cortina,gemini-ethernet-port";
|
|
+ reg = <0x6000c000 0x2000>, /* Port 1 DMA/TOE */
|
|
+ <0x6000e000 0x2000>; /* Port 1 GMAC */
|
|
+ interrupt-parent = <&intcon>;
|
|
+ interrupts = <2 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ resets = <&syscon GEMINI_RESET_GMAC1>;
|
|
+ clocks = <&syscon GEMINI_CLK_GATE_GMAC1>;
|
|
+ clock-names = "PCLK";
|
|
+ phy-mode = "rgmii";
|
|
+ phy-handle = <&phy1>;
|
|
+ };
|
|
+};
|