Shiji Yang cfca9d6894 ramips: fix xtal clock registration issue on RT3883
The redundant xtal clock source caused clock registration failure.

Link: https://lore.kernel.org/all/20250108093636.265033-1-sergio.paracuellos@gmail.com/
Fixes: https://github.com/openwrt/openwrt/issues/17677
Signed-off-by: Shiji Yang <yangshiji66@qq.com>
Link: https://github.com/openwrt/openwrt/pull/17830
Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
2025-02-02 20:22:25 +01:00
..
2025-01-24 22:19:34 +01:00
2025-01-25 14:24:30 +01:00
2025-01-10 13:41:30 +01:00
2024-12-13 21:40:02 +01:00
2024-12-13 21:40:02 +01:00
2024-11-23 16:47:53 +01:00
2025-01-21 00:18:28 +01:00
2025-01-21 00:18:28 +01:00
2025-01-27 14:32:43 +01:00
2024-11-16 00:25:14 +01:00