mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-20 14:13:16 +00:00
9db651f4a2
The I/O base address for the timers was hardcoded into the driver, or derived from the HW IRQ number as an even more horrible hack. All supported SoC families have these timers, but with hardcoded addresses the code cannot be reused right now. Request the timer's base address from the DT specification, and store it in a private struct for future reference. Matching the second interrupt specifier, the address range for the second timer is added to the DT specification. Signed-off-by: Sander Vanheule <sander@svanheule.net> |
||
---|---|---|
.. | ||
rtl838x.dtsi | ||
rtl839x.dtsi | ||
rtl930x.dtsi | ||
rtl931x.dtsi | ||
rtl8380_netgear_gigabit_1xx.dtsi | ||
rtl8380_netgear_gigabit_3xx.dtsi | ||
rtl8380_netgear_gigabit.dtsi | ||
rtl8380_netgear_gs108t-v3.dts | ||
rtl8380_netgear_gs110tpp-v1.dts | ||
rtl8380_netgear_gs308t-v1.dts | ||
rtl8380_netgear_gs310tp-v1.dts | ||
rtl8380_zyxel_gs1900-8.dts | ||
rtl8380_zyxel_gs1900-8hp-v1.dts | ||
rtl8380_zyxel_gs1900-8hp-v2.dts | ||
rtl8380_zyxel_gs1900-10hp.dts | ||
rtl8380_zyxel_gs1900.dtsi | ||
rtl8382_allnet_all-sg8208m.dts | ||
rtl8382_d-link_dgs-1210-10p.dts | ||
rtl8382_d-link_dgs-1210-16.dts | ||
rtl8382_d-link_dgs-1210-28.dts | ||
rtl8382_d-link_dgs-1210.dtsi | ||
rtl8382_inaba_aml2-17gp.dts | ||
rtl8382_zyxel_gs1900-24hp-v2.dts | ||
rtl8393_zyxel_gs1900-48.dts | ||
rtl9302_zyxel_xgs1250-12.dts |