mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-20 14:13:16 +00:00
99545b4bb1
This target adds support for the Allwinner D1 RISC-V based SoCs.
- RISC-V single-core T-Head C906 (RV64GCV)
- Tensilica HiFi4 DSP
- DDR2/DDR3 support
- 10/100/1000M ethernet
- usual peripherals like USB2, SPI, I2C, PWM, etc.
Four boards are supported:
- Dongshan Nezha STU
- 512Mb RAM
- ethernet
- LicheePi RV Dock
- 512Mb RAM
- wireless-only (RTL8723DS)
- MangoPi MQ-Pro
- 512Mb RAM
- there are pads available for an SPI flash
- wireless-only (RTL8723DS)
- Nezha D1
- 512Mb/1Gb/2Gb RAM
- 256Mb NAND flash
- ethernet, wireless
Installation:
Standard SD-card installation via dd-ing the generated image to
an SD-card of at least 256Mb.
Signed-off-by: Zoltan HERPAI <wigyori@uid0.hu>
88 lines
2.2 KiB
Diff
88 lines
2.2 KiB
Diff
From 690b8d708e0193d50522f70359bcab62a2f99742 Mon Sep 17 00:00:00 2001
|
|
From: Samuel Holland <samuel@sholland.org>
|
|
Date: Sun, 14 Nov 2021 09:04:29 -0600
|
|
Subject: [PATCH 037/117] dt-bindings: crypto: sun8i-ce: Add compatible for D1
|
|
|
|
D1 has a crypto engine similar to the one in other Allwinner SoCs.
|
|
Like H6, it has a separate MBUS clock gate.
|
|
|
|
It also requires the internal RC oscillator to be enabled for the TRNG
|
|
to return data. This is likely the case for earlier variants as well,
|
|
but the clock drivers for earlier SoCs did not allow disabling the RC
|
|
oscillator.
|
|
|
|
Series-changes: 2
|
|
- Add TRNG clock
|
|
|
|
Signed-off-by: Samuel Holland <samuel@sholland.org>
|
|
---
|
|
.../bindings/crypto/allwinner,sun8i-ce.yaml | 31 ++++++++++++++-----
|
|
1 file changed, 23 insertions(+), 8 deletions(-)
|
|
|
|
--- a/Documentation/devicetree/bindings/crypto/allwinner,sun8i-ce.yaml
|
|
+++ b/Documentation/devicetree/bindings/crypto/allwinner,sun8i-ce.yaml
|
|
@@ -14,6 +14,7 @@ properties:
|
|
enum:
|
|
- allwinner,sun8i-h3-crypto
|
|
- allwinner,sun8i-r40-crypto
|
|
+ - allwinner,sun20i-d1-crypto
|
|
- allwinner,sun50i-a64-crypto
|
|
- allwinner,sun50i-h5-crypto
|
|
- allwinner,sun50i-h6-crypto
|
|
@@ -29,6 +30,7 @@ properties:
|
|
- description: Bus clock
|
|
- description: Module clock
|
|
- description: MBus clock
|
|
+ - description: TRNG clock (RC oscillator)
|
|
minItems: 2
|
|
|
|
clock-names:
|
|
@@ -36,6 +38,7 @@ properties:
|
|
- const: bus
|
|
- const: mod
|
|
- const: ram
|
|
+ - const: trng
|
|
minItems: 2
|
|
|
|
resets:
|
|
@@ -44,19 +47,31 @@ properties:
|
|
if:
|
|
properties:
|
|
compatible:
|
|
- const: allwinner,sun50i-h6-crypto
|
|
+ enum:
|
|
+ - allwinner,sun20i-d1-crypto
|
|
then:
|
|
properties:
|
|
clocks:
|
|
- minItems: 3
|
|
+ minItems: 4
|
|
clock-names:
|
|
- minItems: 3
|
|
+ minItems: 4
|
|
else:
|
|
- properties:
|
|
- clocks:
|
|
- maxItems: 2
|
|
- clock-names:
|
|
- maxItems: 2
|
|
+ if:
|
|
+ properties:
|
|
+ compatible:
|
|
+ const: allwinner,sun50i-h6-crypto
|
|
+ then:
|
|
+ properties:
|
|
+ clocks:
|
|
+ minItems: 3
|
|
+ clock-names:
|
|
+ minItems: 3
|
|
+ else:
|
|
+ properties:
|
|
+ clocks:
|
|
+ maxItems: 2
|
|
+ clock-names:
|
|
+ maxItems: 2
|
|
|
|
required:
|
|
- compatible
|