mirror of
https://github.com/openwrt/openwrt.git
synced 2025-02-06 11:09:31 +00:00
4ed209326b
Siflower SF19A2890 is an SoC with: Dual-core MIPS InterAptiv at 800MHz DDR3 controller One Gigabit Ethernet MAC with RGMII and IPv4 HNAT engine Built-in 2x2 11N + 2x2 11AC WiFi radio USB 2.0 OTG I2C/SPI/GPIO and various other peripherals This PR adds support for SF19A2890 EVB with ethernet support. EVB spec: Memory: DDR3 128M Ethernet: RTL8367RB 5-port gigabit switch Flash: 16M NOR Others: MicroUSB OTG, LED x 1, Reset button x1 The built image can be flashed using u-boot recovery. This target is marked as source-only until support for a commercial router board comes. Signed-off-by: Chuanhong Guo <gch981213@gmail.com>
28 lines
742 B
Plaintext
28 lines
742 B
Plaintext
# SPDX-License-Identifier: GPL-2.0
|
|
|
|
menuconfig CLK_SIFLOWER
|
|
bool "Siflower SoC driver support"
|
|
depends on MIPS || COMPILE_TEST
|
|
help
|
|
SoC drivers for Siflower Linux-capable SoCs.
|
|
|
|
if CLK_SIFLOWER
|
|
|
|
config CLK_SF19A2890
|
|
bool "Clock driver for Siflower CLK_SF19A2890"
|
|
depends on MIPS || COMPILE_TEST
|
|
help
|
|
Supports the Top Clock Module found in SF19A2890. If this
|
|
kernel is meant to run on a Siflower SF19A2890 SoC,
|
|
enable this driver.
|
|
|
|
config CLK_SF19A2890_PERIPH
|
|
bool "Clock driver for Siflower SF19A2890 peripheral clock gates"
|
|
depends on MIPS || COMPILE_TEST
|
|
help
|
|
Supports the clock gates for various peripherals in SF19A2890.
|
|
If this kernel is meant to run on a Siflower SF19A2890 SoC,
|
|
enable this driver.
|
|
|
|
endif
|