mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-23 15:32:33 +00:00
ab7cabd09d
Compile-tested on: ramips/mt7621, x86/64. Run-tested on: ramips/mt7621. Signed-off-by: Stijn Segers <foss@volatilesystems.org>
197 lines
7.2 KiB
Diff
197 lines
7.2 KiB
Diff
From 815d90faddd22e05f05623086a9c42187fbfb1d8 Mon Sep 17 00:00:00 2001
|
|
From: "weiyi.lu@mediatek.com" <weiyi.lu@mediatek.com>
|
|
Date: Mon, 23 Oct 2017 12:10:32 +0800
|
|
Subject: [PATCH 144/224] dt-bindings: ARM: Mediatek: Document bindings for
|
|
MT2712
|
|
|
|
This patch adds the binding documentation for apmixedsys, bdpsys,
|
|
imgsys, imgsys, infracfg, mcucfg, mfgcfg, mmsys, pericfg, topckgen,
|
|
vdecsys and vencsys for Mediatek MT2712.
|
|
|
|
Acked-by: Rob Herring <robh@kernel.org>
|
|
Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
|
|
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
|
|
---
|
|
.../bindings/arm/mediatek/mediatek,apmixedsys.txt | 1 +
|
|
.../bindings/arm/mediatek/mediatek,bdpsys.txt | 1 +
|
|
.../bindings/arm/mediatek/mediatek,imgsys.txt | 1 +
|
|
.../bindings/arm/mediatek/mediatek,infracfg.txt | 1 +
|
|
.../bindings/arm/mediatek/mediatek,jpgdecsys.txt | 22 ++++++++++++++++++++++
|
|
.../bindings/arm/mediatek/mediatek,mcucfg.txt | 22 ++++++++++++++++++++++
|
|
.../bindings/arm/mediatek/mediatek,mfgcfg.txt | 22 ++++++++++++++++++++++
|
|
.../bindings/arm/mediatek/mediatek,mmsys.txt | 1 +
|
|
.../bindings/arm/mediatek/mediatek,pericfg.txt | 1 +
|
|
.../bindings/arm/mediatek/mediatek,topckgen.txt | 1 +
|
|
.../bindings/arm/mediatek/mediatek,vdecsys.txt | 1 +
|
|
.../bindings/arm/mediatek/mediatek,vencsys.txt | 1 +
|
|
12 files changed, 75 insertions(+)
|
|
create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,jpgdecsys.txt
|
|
create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,mcucfg.txt
|
|
create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,mfgcfg.txt
|
|
|
|
--- a/Documentation/devicetree/bindings/arm/mediatek/mediatek,apmixedsys.txt
|
|
+++ b/Documentation/devicetree/bindings/arm/mediatek/mediatek,apmixedsys.txt
|
|
@@ -7,6 +7,7 @@ Required Properties:
|
|
|
|
- compatible: Should be one of:
|
|
- "mediatek,mt2701-apmixedsys"
|
|
+ - "mediatek,mt2712-apmixedsys", "syscon"
|
|
- "mediatek,mt6797-apmixedsys"
|
|
- "mediatek,mt8135-apmixedsys"
|
|
- "mediatek,mt8173-apmixedsys"
|
|
--- a/Documentation/devicetree/bindings/arm/mediatek/mediatek,bdpsys.txt
|
|
+++ b/Documentation/devicetree/bindings/arm/mediatek/mediatek,bdpsys.txt
|
|
@@ -7,6 +7,7 @@ Required Properties:
|
|
|
|
- compatible: Should be:
|
|
- "mediatek,mt2701-bdpsys", "syscon"
|
|
+ - "mediatek,mt2712-bdpsys", "syscon"
|
|
- #clock-cells: Must be 1
|
|
|
|
The bdpsys controller uses the common clk binding from
|
|
--- a/Documentation/devicetree/bindings/arm/mediatek/mediatek,imgsys.txt
|
|
+++ b/Documentation/devicetree/bindings/arm/mediatek/mediatek,imgsys.txt
|
|
@@ -7,6 +7,7 @@ Required Properties:
|
|
|
|
- compatible: Should be one of:
|
|
- "mediatek,mt2701-imgsys", "syscon"
|
|
+ - "mediatek,mt2712-imgsys", "syscon"
|
|
- "mediatek,mt6797-imgsys", "syscon"
|
|
- "mediatek,mt8173-imgsys", "syscon"
|
|
- #clock-cells: Must be 1
|
|
--- a/Documentation/devicetree/bindings/arm/mediatek/mediatek,infracfg.txt
|
|
+++ b/Documentation/devicetree/bindings/arm/mediatek/mediatek,infracfg.txt
|
|
@@ -8,6 +8,7 @@ Required Properties:
|
|
|
|
- compatible: Should be one of:
|
|
- "mediatek,mt2701-infracfg", "syscon"
|
|
+ - "mediatek,mt2712-infracfg", "syscon"
|
|
- "mediatek,mt6797-infracfg", "syscon"
|
|
- "mediatek,mt8135-infracfg", "syscon"
|
|
- "mediatek,mt8173-infracfg", "syscon"
|
|
--- /dev/null
|
|
+++ b/Documentation/devicetree/bindings/arm/mediatek/mediatek,jpgdecsys.txt
|
|
@@ -0,0 +1,22 @@
|
|
+Mediatek jpgdecsys controller
|
|
+============================
|
|
+
|
|
+The Mediatek jpgdecsys controller provides various clocks to the system.
|
|
+
|
|
+Required Properties:
|
|
+
|
|
+- compatible: Should be:
|
|
+ - "mediatek,mt2712-jpgdecsys", "syscon"
|
|
+- #clock-cells: Must be 1
|
|
+
|
|
+The jpgdecsys controller uses the common clk binding from
|
|
+Documentation/devicetree/bindings/clock/clock-bindings.txt
|
|
+The available clocks are defined in dt-bindings/clock/mt*-clk.h.
|
|
+
|
|
+Example:
|
|
+
|
|
+jpgdecsys: syscon@19000000 {
|
|
+ compatible = "mediatek,mt2712-jpgdecsys", "syscon";
|
|
+ reg = <0 0x19000000 0 0x1000>;
|
|
+ #clock-cells = <1>;
|
|
+};
|
|
--- /dev/null
|
|
+++ b/Documentation/devicetree/bindings/arm/mediatek/mediatek,mcucfg.txt
|
|
@@ -0,0 +1,22 @@
|
|
+Mediatek mcucfg controller
|
|
+============================
|
|
+
|
|
+The Mediatek mcucfg controller provides various clocks to the system.
|
|
+
|
|
+Required Properties:
|
|
+
|
|
+- compatible: Should be one of:
|
|
+ - "mediatek,mt2712-mcucfg", "syscon"
|
|
+- #clock-cells: Must be 1
|
|
+
|
|
+The mcucfg controller uses the common clk binding from
|
|
+Documentation/devicetree/bindings/clock/clock-bindings.txt
|
|
+The available clocks are defined in dt-bindings/clock/mt*-clk.h.
|
|
+
|
|
+Example:
|
|
+
|
|
+mcucfg: syscon@10220000 {
|
|
+ compatible = "mediatek,mt2712-mcucfg", "syscon";
|
|
+ reg = <0 0x10220000 0 0x1000>;
|
|
+ #clock-cells = <1>;
|
|
+};
|
|
--- /dev/null
|
|
+++ b/Documentation/devicetree/bindings/arm/mediatek/mediatek,mfgcfg.txt
|
|
@@ -0,0 +1,22 @@
|
|
+Mediatek mfgcfg controller
|
|
+============================
|
|
+
|
|
+The Mediatek mfgcfg controller provides various clocks to the system.
|
|
+
|
|
+Required Properties:
|
|
+
|
|
+- compatible: Should be one of:
|
|
+ - "mediatek,mt2712-mfgcfg", "syscon"
|
|
+- #clock-cells: Must be 1
|
|
+
|
|
+The mfgcfg controller uses the common clk binding from
|
|
+Documentation/devicetree/bindings/clock/clock-bindings.txt
|
|
+The available clocks are defined in dt-bindings/clock/mt*-clk.h.
|
|
+
|
|
+Example:
|
|
+
|
|
+mfgcfg: syscon@13000000 {
|
|
+ compatible = "mediatek,mt2712-mfgcfg", "syscon";
|
|
+ reg = <0 0x13000000 0 0x1000>;
|
|
+ #clock-cells = <1>;
|
|
+};
|
|
--- a/Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.txt
|
|
+++ b/Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.txt
|
|
@@ -7,6 +7,7 @@ Required Properties:
|
|
|
|
- compatible: Should be one of:
|
|
- "mediatek,mt2701-mmsys", "syscon"
|
|
+ - "mediatek,mt2712-mmsys", "syscon"
|
|
- "mediatek,mt6797-mmsys", "syscon"
|
|
- "mediatek,mt8173-mmsys", "syscon"
|
|
- #clock-cells: Must be 1
|
|
--- a/Documentation/devicetree/bindings/arm/mediatek/mediatek,pericfg.txt
|
|
+++ b/Documentation/devicetree/bindings/arm/mediatek/mediatek,pericfg.txt
|
|
@@ -8,6 +8,7 @@ Required Properties:
|
|
|
|
- compatible: Should be one of:
|
|
- "mediatek,mt2701-pericfg", "syscon"
|
|
+ - "mediatek,mt2712-pericfg", "syscon"
|
|
- "mediatek,mt8135-pericfg", "syscon"
|
|
- "mediatek,mt8173-pericfg", "syscon"
|
|
- #clock-cells: Must be 1
|
|
--- a/Documentation/devicetree/bindings/arm/mediatek/mediatek,topckgen.txt
|
|
+++ b/Documentation/devicetree/bindings/arm/mediatek/mediatek,topckgen.txt
|
|
@@ -7,6 +7,7 @@ Required Properties:
|
|
|
|
- compatible: Should be one of:
|
|
- "mediatek,mt2701-topckgen"
|
|
+ - "mediatek,mt2712-topckgen", "syscon"
|
|
- "mediatek,mt6797-topckgen"
|
|
- "mediatek,mt8135-topckgen"
|
|
- "mediatek,mt8173-topckgen"
|
|
--- a/Documentation/devicetree/bindings/arm/mediatek/mediatek,vdecsys.txt
|
|
+++ b/Documentation/devicetree/bindings/arm/mediatek/mediatek,vdecsys.txt
|
|
@@ -7,6 +7,7 @@ Required Properties:
|
|
|
|
- compatible: Should be one of:
|
|
- "mediatek,mt2701-vdecsys", "syscon"
|
|
+ - "mediatek,mt2712-vdecsys", "syscon"
|
|
- "mediatek,mt6797-vdecsys", "syscon"
|
|
- "mediatek,mt8173-vdecsys", "syscon"
|
|
- #clock-cells: Must be 1
|
|
--- a/Documentation/devicetree/bindings/arm/mediatek/mediatek,vencsys.txt
|
|
+++ b/Documentation/devicetree/bindings/arm/mediatek/mediatek,vencsys.txt
|
|
@@ -6,6 +6,7 @@ The Mediatek vencsys controller provides
|
|
Required Properties:
|
|
|
|
- compatible: Should be one of:
|
|
+ - "mediatek,mt2712-vencsys", "syscon"
|
|
- "mediatek,mt6797-vencsys", "syscon"
|
|
- "mediatek,mt8173-vencsys", "syscon"
|
|
- #clock-cells: Must be 1
|